

EL5111T

60MHz Rail-to-Rail Input-Output Operational Amplifier

FN6894
Rev 0.00
May 27, 2010

The EL5111T is a high voltage rail-to-rail input-output amplifier with low power consumption. The EL5111T is a single amplifier which exhibits beyond the rail input capability, rail-to-rail output capability, and is unity gain stable.

The maximum operating voltage range is from 4.5V to 19V. It can be configured for single or dual supply operation, and typically consumes only 3mA. The EL5111T has an output short circuit capability of $\pm 300\text{mA}$ and a continuous output current capability of $\pm 70\text{mA}$.

The EL5111T features a high slew rate of $100\text{V}/\mu\text{s}$, and fast settling time. Also, the device provides common mode input capability beyond the supply rails, rail-to-rail output capability, and a bandwidth of 60MHz (-3dB). This enables the amplifier to offer maximum dynamic range at any supply voltage. These features make the EL5111T an ideal amplifier solution for use in TFT-LCD panels as a V_{COM} driver or static gamma buffer, and in high speed filtering and signal conditioning applications. Other applications include battery power and portable devices, especially where low power consumption is important.

The EL5111T is available in small 5 Ld TSOT package. It features a standard operational amplifier pinout. The device operates over an ambient temperature range of -40°C to $+85^{\circ}\text{C}$.

Features

- 60MHz (-3dB) Bandwidth
- 4.5V to 19V Maximum Supply Voltage Range
- $100\text{V}/\mu\text{s}$ Slew Rate
- 3mA Supply Current
- $\pm 70\text{mA}$ Continuous Output Current
- $\pm 300\text{mA}$ Output Short Circuit Current
- Unity-gain Stable
- Beyond the Rails Input Capability
- Rail-to-rail Output Swing
- Built-in Thermal Protection
- -40°C to $+85^{\circ}\text{C}$ Ambient Temperature Range
- Pb-Free (RoHS Compliant)

Applications* (see page 13)

- TFT-LCD Panels
- V_{COM} Amplifiers
- Static Gamma Buffers
- Drivers for A/D Converters
- Data Acquisition
- Video Processing
- Audio Processing
- Active Filters
- Test Equipment
- Battery-powered Applications
- Portable Equipment




FIGURE 1. TYPICAL TFT-LCD V_{COM} APPLICATION






FIGURE 2. FREQUENCY RESPONSE FOR VARIOUS R_L

Pin Configuration




Pin Descriptions

PIN NUMBER	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
1	VOUT	Amplifier output	(Reference "CIRCUIT 1")
2	VS-	Negative power supply	
3	VIN+	Amplifier non-inverting input	(Reference "CIRCUIT 2")
4	VIN-	Amplifier inverting input	(Reference "CIRCUIT 2")
5	VS+	Positive power supply	



CIRCUIT 1



CIRCUIT 2

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	PACKAGE (Pb-Free)	PKG. DWG. #
EL5111TIWTZ-T7	BDKA	5 Ld TSOT	MDP0049
EL5111TIWTZ-T7A	BDKA	5 Ld TSOT	MDP0049

NOTES:

1. Please refer to [TB347](#) for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for [EL5111T](#). For more information on MSL please see techbrief [TB363](#).

Absolute Maximum Ratings (T_A = +25°C)

Supply Voltage between V_{S+} and V_{S-} +19.8V
 Input Voltage Range (V_{IN+}, V_{IN-}) . . . V_{S-} - 0.5V, V_{S+} + 0.5V
 Input Differential Voltage (V_{IN+} - V_{IN-})
 (V_{S+} + 0.5V) - (V_{S-} - 0.5V)
 Maximum Continuous Output Current ±70mA
 ESD Rating
 Human Body Model 3000V

Thermal Information

Thermal Resistance (Typical) θ_{JA} (°C/W) θ_{JC} (°C/W)
 5 Ld TSOT (Notes 4, 5) 215 290
 Storage Temperature -65°C to +150°C
 Ambient Operating Temperature -40°C to +85°C
 Maximum Junction Temperature +150°C
 Power Dissipation See Figures 32 and 33
 Pb-Free Reflow Profile see link below
<http://www.intersil.com/pbfree/Pb-FreeReflow.asp>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board. See Tech Brief TB379.
5. For θ_{JC}, the “case temp” location is taken at the package top center.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typ values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: T_J = T_C = T_A

Electrical Specifications V_{S+} = +5V, V_{S-} = -5V, R_L = 1kΩ to 0V, T_A = +25°C, Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITIONS	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
V _{OS}	Input Offset Voltage	V _{CM} = 0V		5	18	mV
TCV _{OS}	Average Offset Voltage Drift (Note 6)			8		µV/°C
I _B	Input Bias Current	V _{CM} = 0V		2	60	nA
R _{IN}	Input Impedance			1		GΩ
C _{IN}	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-5.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	For V _{IN} from -5.5V to 5.5V	50	73		dB
A _{VOL}	Open-Loop Gain	-4.5V ≤ V _{OUT} ≤ 4.5V	62	78		dB
OUTPUT CHARACTERISTICS						
V _{OL}	Output Swing Low	I _L = -5mA		-4.93	-4.85	V
V _{OH}	Output Swing High	I _L = +5mA	4.85	4.93		V
I _{SC}	Short-Circuit Current	V _{CM} = 0V, Source: V _{OUTx} short to V _{S-} , Sink: V _{OUT} short to V _{S+}		±300		mA
I _{OUT}	Output Current			±70		mA
POWER SUPPLY PERFORMANCE						
(V _{S+}) - (V _{S-})	Supply Voltage Range		4.5		19	V
I _S	Supply Current	V _{CM} = 0V, No load		3.1	4	mA
PSRR	Power Supply Rejection Ratio	Supply is moved from ±2.25V to ±9.5V	60	75		dB
DYNAMIC PERFORMANCE						
SR	Slew Rate (Note 7)	-4.0V ≤ V _{OUT} ≤ 4.0V, 20% to 80%		100		V/µs
t _S	Settling to +0.1% (Note 8)	A _V = +1, V _{OUTx} = 2V step, R _L = 1kΩ 1kΩ (probe), C _L = 1.5pF		85		ns
BW	-3dB Bandwidth	R _L = 1kΩ, C _L = 1.5pF		60		MHz
GBWP	Gain-Bandwidth Product	A _V = -10, R _F = 1kΩ, R _G = 100Ω, R _L = 1kΩ 1kΩ (probe), C _L = 1.5pF		32		MHz
PM	Phase Margin	A _V = -10, R _F = 1kΩ, R _G = 100Ω, R _L = 1kΩ 1kΩ (probe), C _L = 1.5pF		50		°

Electrical Specifications $V_{S+} = +5V$, $V_{S-} = 0V$, $R_L = 1k\Omega$ to $2.5V$, $T_A = +25^\circ C$, Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
V_{OS}	Input Offset Voltage	$V_{CM} = 2.5V$		5	18	mV
TCV_{OS}	Average Offset Voltage Drift (Note 6)			7		$\mu V/^\circ C$
I_B	Input Bias Current	$V_{CM} = 2.5V$		2	60	nA
R_{IN}	Input Impedance			1		$G\Omega$
C_{IN}	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-0.5		+5.5	V
CMRR	Common-Mode Rejection Ratio	For V_{IN} from $-0.5V$ to $5.5V$	45	68		dB
A_{VOL}	Open-Loop Gain	$0.5V \leq V_{OUT} \leq 4.5V$	62	82		dB
OUTPUT CHARACTERISTICS						
V_{OL}	Output Swing Low	$I_L = -4.2mA$		60	150	mV
V_{OH}	Output Swing High	$I_L = +4.2mA$	4.85	4.94		V
I_{SC}	Short-circuit Current	$V_{CM} = 2.5V$, Source: V_{OUT} short to V_{S-} , Sink: V_{OUT} short to V_{S+}		± 110		mA
I_{OUT}	Output Current			± 70		mA
POWER SUPPLY PERFORMANCE						
$(V_{S+}) - (V_{S-})$	Supply Voltage Range		4.5		19	V
I_S	Supply Current	$V_{CM} = 2.5V$, No load		3.3	4	mA
PSRR	Power Supply Rejection Ratio	Supply is moved from $4.5V$ to $19V$	60	75		dB
DYNAMIC PERFORMANCE						
SR	Slew Rate (Note 7)	$1V \leq V_{OUT} \leq 4V$, 20% to 80%		75		$V/\mu s$
t_S	Settling to $+0.1\%$ (Note 8)	$A_V = +1$, $V_{OUT} = 2V$ step, $R_L = 1k\Omega \parallel 1k\Omega$ (probe), $C_L = 1.5pF$		90		ns
BW	-3dB Bandwidth	$R_L = 1k\Omega$, $C_L = 1.5pF$		60		MHz
GBWP	Gain-Bandwidth Product	$A_V = -10$, $R_F = 1k\Omega$, $R_G = 100\Omega$ $R_L = 1k\Omega \parallel 1k\Omega$ (probe), $C_L = 1.5pF$		32		MHz
PM	Phase Margin	$A_V = -10$, $R_F = 1k\Omega$, $R_G = 100\Omega$ $R_L = 1k\Omega \parallel 1k\Omega$ (probe), $C_L = 1.5pF$		50		$^\circ$

Electrical Specifications $V_{S+} = +18V$, $V_{S-} = 0V$, $R_L = 1k\Omega$ to $9V$, $T_A = +25^\circ C$, Unless Otherwise Specified.

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
INPUT CHARACTERISTICS						
V_{OS}	Input Offset Voltage	$V_{CM} = 9V$		5	18	mV
TCV_{OS}	Average Offset Voltage Drift (Note 6)			9		$\mu V/^\circ C$
I_B	Input Bias Current	$V_{CM} = 9V$		2	60	nA
R_{IN}	Input Impedance			1		$G\Omega$
C_{IN}	Input Capacitance			2		pF
CMIR	Common-Mode Input Range		-0.5		+18.5	V
CMRR	Common-Mode Rejection Ratio	For V_{IN} from $-0.5V$ to $18.5V$	53	75		dB
A_{VOL}	Open-Loop Gain	$0.5V \leq V_{OUT} \leq 17.5V$	62	95		dB

Electrical Specifications $V_{S+} = +18V$, $V_{S-} = 0V$, $R_L = 1k\Omega$ to $9V$, $T_A = +25^\circ C$, Unless Otherwise Specified. **(Continued)**

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
OUTPUT CHARACTERISTICS						
V_{OL}	Output Swing Low	$I_L = -6mA$		90	150	mV
V_{OH}	Output Swing High	$I_L = +6mA$	17.85	17.91		V
I_{SC}	Short-circuit Current	$V_{CM} = 9V$, Source: V_{OUT} short to V_{S-} , Sink: V_{OUT} short to V_{S+}		± 300		mA
I_{OUT}	Output Current			± 70		mA
POWER SUPPLY PERFORMANCE						
$(V_{S+}) - (V_{S-})$	Supply Voltage Range		4.5		19	V
I_S	Supply Current	$V_{CM} = 9V$, No load		3.4	4	mA
PSRR	Power Supply Rejection Ratio	Supply is moved from 4.5V to 19V	60	75		dB
DYNAMIC PERFORMANCE						
SR	Slew Rate (Note 7)	$1V \leq V_{OUTx} \leq 17V$, 20% to 80%		100		V/ μs
t_s	Settling to +0.1% (Note 8)	$A_V = +1$, $V_{OUT} = 2V$ step, $R_L = 1k\Omega \parallel 1k\Omega$ (probe), $C_L = 1.5pF$		100		ns
BW	-3dB Bandwidth	$R_L = 1k\Omega$, $C_L = 1.5pF$		60		MHz
GBWP	Gain-Bandwidth Product	$A_V = -10$, $R_F = 1k\Omega$, $R_G = 100\Omega$ $R_L = 1k\Omega \parallel 1k\Omega$ (probe), $C_L = 1.5pF$		32		MHz
PM	Phase Margin	$A_V = -10$, $R_F = 1k\Omega$, $R_G = 100\Omega$ $R_L = 1k\Omega \parallel 1k\Omega$ (probe), $C_L = 1.5pF$		50		°

NOTES:

- Measured over $-40^\circ C$ to $+85^\circ C$ ambient operating temperature range. See the typical TCV_{OS} production distribution shown in the "Typical Performance Curves" on page 6.
- Typical slew rate is an average of the slew rates measured on the rising (20% to 80%) and the falling (80% to 20%) edges of the output signal.
- Settling time measured as the time from when the output level crosses the final value on rising/falling edge to when the output level settles within a $\pm 0.1\%$ error band. The range of the error band is determined by: Final Value(V) \pm [Full Scale(V) * 0.1%].

Typical Performance Curves




FIGURE 3. INPUT OFFSET VOLTAGE DISTRIBUTION




FIGURE 4. INPUT OFFSET VOLTAGE DRIFT (TSOT)




FIGURE 5. INPUT OFFSET VOLTAGE vs TEMPERATURE




FIGURE 6. INPUT BIAS CURRENT vs TEMPERATURE




FIGURE 7. OUTPUT HIGH VOLTAGE vs TEMPERATURE




FIGURE 8. OUTPUT LOW VOLTAGE vs TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 9. OPEN-LOOP GAIN vs TEMPERATURE




FIGURE 10. SLEW RATE vs TEMPERATURE




FIGURE 11. SUPPLY CURRENT PER AMPLIFIER vs TEMPERATURE




FIGURE 12. SUPPLY CURRENT PER AMPLIFIER vs SUPPLY VOLTAGE




FIGURE 13. SLEW RATE vs SUPPLY VOLTAGE




FIGURE 14. OPEN LOOP GAIN vs SUPPLY VOLTAGE

Typical Performance Curves (Continued)




FIGURE 15. OPEN LOOP GAIN AND PHASE




FIGURE 16. OPEN LOOP GAIN AND PHASE




FIGURE 17. FREQUENCY RESPONSE FOR VARIOUS R_L




FIGURE 18. FREQUENCY RESPONSE FOR VARIOUS C_L




FIGURE 19. CLOSED LOOP OUTPUT IMPEDANCE




FIGURE 20. MAXIMUM OUTPUT SWING vs FREQUENCY

Typical Performance Curves (Continued)




FIGURE 21. HARMONIC DISTORTION vs V_{OP-P}




FIGURE 22. CMRR




FIGURE 23. PSRR




FIGURE 24. INPUT VOLTAGE NOISE SPECTRAL DENSITY




FIGURE 25. SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE




FIGURE 26. STEP SIZE vs SETTling TIME

Typical Performance Curves (Continued)




FIGURE 27. LARGE SIGNAL TRANSIENT RESPONSE




FIGURE 28. SMALL SIGNAL TRANSIENT RESPONSE




FIGURE 29. BASIC TEST CIRCUIT

Applications Information

Product Description

The EL5111T is a high voltage rail-to-rail input-output amplifier with low power consumption. The EL5111T is a single amplifier which exhibits beyond the rail input capability, rail-to-rail output capability, and is unity gain stable.

The EL5111T features a high slew rate of $100\text{V}/\mu\text{s}$, and fast settling time. Also, the device provides common mode input capability beyond the supply rails, rail-to-rail output capability, and a bandwidth of 60MHz (-3dB). This enables the amplifier to offer maximum dynamic range at any supply voltage.

Operating Voltage, Input and Output Capability

The EL5111T can operate on a single supply or dual supply configuration. The EL5111T operating voltage ranges from a minimum of 4.5V to a maximum of 19V . This range allows for a standard 5V (or $\pm 2.5\text{V}$) supply voltage to dip to -10% , or a standard 18V (or $\pm 9\text{V}$) to rise by $+5.5\%$ without affecting performance or reliability.

The input common-mode voltage range of the EL5111T extends 500mV beyond the supply rails. Also, the EL5111T is immune to phase reversal. However, if the common mode input voltage exceeds the supply voltage by more than 0.5V , electrostatic protection diodes in the input stage of the device begin to conduct. Even though phase reversal will not occur, to maintain optimal reliability it is suggested to avoid input overvoltage conditions. Figure 30 shows the input voltage driven 500mV beyond the supply rails and the device output swinging between the supply rails.

The EL5111T output typically swings to within 50mV of positive and negative supply rails with load currents of $\pm 5\text{mA}$. Decreasing load currents will extend the output voltage range even closer to the supply rails. Figure 31 shows the input and output waveforms for the device in a unity-gain configuration. Operation is from $\pm 5\text{V}$ supply with a $1\text{k}\Omega$ load connected to GND. The input is a $10\text{V}_{\text{P-P}}$ sinusoid and the output voltage is approximately $9.9\text{V}_{\text{P-P}}$.

Refer to the "Electrical Specifications" Table beginning on page 3 for specific device parameters. Parameter variations with operating voltage, loading and/or temperature are shown in the "Typical Performance Curves" on page 6.




FIGURE 30. OPERATION WITH BEYOND-THE-RAILS INPUT




FIGURE 31. OPERATION WITH RAIL-TO-RAIL INPUT AND OUTPUT

Output Current

The EL5111T is capable of output short circuit currents of 300mA (source and sink), and the device has built-in protection circuitry which limits the output current to $\pm 300\text{mA}$ (typical).

To maintain maximum reliability, the continuous output current should never exceed $\pm 70\text{mA}$. This $\pm 70\text{mA}$ limit is determined by the characteristics of the internal metal interconnects. Also, see "Power Dissipation" on page 12 for detailed information on ensuring proper device operation and reliability for temperature and load conditions.

Thermal Shutdown

The EL5111T has a built-in thermal protection which ensures safe operation and prevents internal damage to the device due to overheating. When the die temperature reaches $+165^\circ\text{C}$ (typical) the device automatically shuts OFF the output by putting it in a high impedance state. When the die cools by $+15^\circ\text{C}$ (typical) the device automatically turns ON the output by putting it in a low impedance (normal) operating state.

Driving Capacitive Loads

As load capacitance increases, the -3dB bandwidth will decrease and peaking can occur. Depending on the application, it may be necessary to reduce peaking and to improve device stability. To improve device stability a snubber circuit or a series resistor may be added to the output of the EL5111T.

A snubber is a shunt load consisting of a resistor in series with a capacitor. An optimized snubber can improve the phase margin and the stability of the EL5111T. The advantage of a snubber circuit is that it does not draw any DC load current or reduce the gain.

Another method to reduce peaking is to add a series output resistor (typically between 1Ω to 10Ω). Depending on the capacitive loading, a small value resistor may be the most appropriate choice to minimize any reduction in gain.

Power Dissipation

With the high-output drive capability of the EL5111T amplifier, it is possible to exceed the +150°C absolute maximum junction temperature under certain load conditions. It is important to calculate the maximum power dissipation of the EL5111T in the application. Proper load conditions will ensure that the EL5111T junction temperature stays within a safe operating region.

The maximum power dissipation allowed in a package is determined according to Equation 1:

$$P_{DMAX} = \frac{T_{JMAX} - T_{AMAX}}{\theta_{JA}} \quad (EQ. 1)$$

where:

- T_{JMAX} = Maximum junction temperature
- T_{AMAX} = Maximum ambient temperature
- θ_{JA} = Thermal resistance of the package
- P_{DMAX} = Maximum power dissipation allowed

The total power dissipation produced by an IC is the total quiescent supply current times the total power supply voltage, plus the power dissipation in the IC due to the load, or:

$$P_{DMAX} = V_S \times I_{SMAX} + (V_{S+} - V_{OUT}) \times I_{LOAD} \quad (EQ. 2)$$

when sourcing, and:

$$P_{DMAX} = V_S \times I_{SMAX} + (V_{OUT} - V_{S-}) \times I_{LOAD} \quad (EQ. 3)$$

when sinking,

where:

- V_S = Total supply voltage ($V_{S+} - V_{S-}$)
- V_{S+} = Positive supply voltage
- V_{S-} = Negative supply voltage
- I_{SMAX} = Maximum supply current
(I_{SMAX} = EL5111T quiescent current)

- V_{OUT} = Output voltage
- I_{LOAD} = Load current

Device overheating can be avoided by calculating the minimum resistive load condition, R_{LOAD} , resulting in the highest power dissipation. To find R_{LOAD} set the two P_{DMAX} equations equal to each other and solve for V_{OUT}/I_{LOAD} . Reference the package power dissipation curves, Figures 32 and 33, for further information.




FIGURE 32. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 33. PACKAGE POWER DISSIPATION vs AMBIENT TEMPERATURE

Power Supply Bypassing and Printed Circuit Board Layout

The EL5111T can provide gain at high frequency, so good printed circuit board layout is necessary for optimum performance. Ground plane construction is highly recommended, trace lengths should be as short as possible and the power supply pins must be well bypassed to reduce any risk of oscillation.

For normal single supply operation (the V_{S-} pin is connected to ground) a 4.7 μ F capacitor should be placed from V_{S+} to ground, then a parallel 0.1 μ F capacitor should be connected as close to the amplifier as possible. One 4.7 μ F capacitor may be used for multiple devices. For dual supply operation the same capacitor combination should be placed at each supply pin to ground.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
5/27/10	FN6894.0	Initial Release.

Products




Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: [EL5111T](http://www.intersil.com/EL5111T)

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at <http://rel.intersil.com/reports/search.php>

TSOT Package Family



MDP0049

TSOT PACKAGE FAMILY

SYMBOL	MILLIMETERS			TOLERANCE
	TSOT5	TSOT6	TSOT8	
A	1.00	1.00	1.00	Max
A1	0.05	0.05	0.05	±0.05
A2	0.87	0.87	0.87	±0.03
b	0.38	0.38	0.29	±0.07
c	0.127	0.127	0.127	+0.07/-0.007
D	2.90	2.90	2.90	Basic
E	2.80	2.80	2.80	Basic
E1	1.60	1.60	1.60	Basic
e	0.95	0.95	0.65	Basic
e1	1.90	1.90	1.95	Basic
L	0.40	0.40	0.40	±0.10
L1	0.60	0.60	0.60	Reference
ddd	0.20	0.20	0.13	-
N	5	6	8	Reference

Rev. B 2/07

NOTES:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. Plastic interlead protrusions of 0.15mm maximum per side are not included.
3. This dimension is measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin #1 I.D. will be located within the indicated zone (TSOT6 AND TSOT8 only).
6. TSOT5 version has no center lead (shown as a dashed line).

© Copyright Intersil Americas LLC 2010. All Rights Reserved.

All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com