Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of http://www.nxp.com, http://www.philips.com/ or http://www.semiconductors.philips.com/, use **http://www.nexperia.com**

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:
- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved
Should be replaced with:
- **© Nexperia B.V. (year). All rights reserved**.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia

BUK7105-40AIE

N-channel TrenchPLUS standard level FET

Rev. 05 — 9 February 2009 **Product data sheet**

1. Product profile

1.1 General description

Standard level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. The devices include TrenchPLUS current sensing and diodes for ElectroStatic Discharge (ESD) protection. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features and benefits

- Electrostatically robust due to integrated protection diodes
- Low conduction losses due to low on-state resistance
- Q101 compliant
- Reduced component count due to integrated current sensor
- Suitable for standard level gate drive sources

1.3 Applications

- Electrical Power Assisted Steering (EPAS)
- Variable Valve Timing for engines

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{DS}	drain-source voltage	$T_j \geq 25$ °C; $T_j \leq 175$ °C		-	-	40	V
I_D	drain current	V_{GS} = 10 V; T_{mb} = 25 °C; see Figure 2; see Figure 3;	[1]	-	-	155	A
Static characteristics							
R_{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 50 A; T_j = 25 °C; see Figure 7; see Figure 8		-	4.5	5	mΩ
I_D/I_{sense}	ratio of drain current to sense current	T_j > -55 °C; T_j < 175 °C; V_{GS} > 10 V		450	500	550	

[1] Current is limited by power dissipation chip rating.

2. Pinning information

Table 2. Pinning information

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	G	gate		
2	ISENSE	Sense current		
3	D	drain		
4	KS	Kelvin source		
5	S	source		
mb	D	mounting base; connected to drain		



SOT426 (D2PAK)



3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
BUK7105-40AIE	D2PAK	Plastic single-ended surface-mounted package (D2PAK); 5 leads (one lead cropped)	SOT426

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{DS}	drain-source voltage	$T_j \geq 25$ °C; $T_j \leq 175$ °C		-	40	V
V_{DGR}	drain-gate voltage	R_{GS} = 20 kΩ		-	40	V
V_{GS}	gate-source voltage			-20	20	V
I_D	drain current	T_{mb} = 25 °C; V_{GS} = 10 V; see Figure 2; see Figure 3	[1]	-	155	A
			[2]	-	75	A
		T_{mb} = 100 °C; V_{GS} = 10 V; see Figure 2;	[2]	-	75	A
I_{DM}	peak drain current	T_{mb} = 25 °C; $t_p \leq 10$ µs; pulsed; see Figure 3		-	620	A
P_{tot}	total power dissipation	T_{mb} = 25 °C; see Figure 1		-	272	W
$I_{GS(CL)}$	gate-source clamping current	continuous		-	10	mA
		pulsed; t_p = 5 ms; δ = 0.01		-	50	mA
T_{stg}	storage temperature			-55	175	°C
T_j	junction temperature			-55	175	°C
Source-drain diode						
I_S	source current	T_{mb} = 25 °C	[1]	-	155	A
			[2]	-	75	A
I_{SM}	peak source current	$t_p \leq 10$ µs; pulsed; T_{mb} = 25 °C		-	620	A
Avalance ruggedness						
$E_{DS(AL)S}$	non-repetitive drain-source avalanche energy	I_D = 75 A; $V_{sup} \leq 40$ V; R_{GS} = 50 Ω; V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; unclamped		-	1.46	J
Electrostatic discharge						
V_{esd}	electrostatic discharge voltage	HBM; C = 100 pF; R = 1.5 kΩ		-	6	kV

[1] Current is limited by power dissipation chip rating.

[2] Continuous current is limited by package.



$$P_{der} = \frac{P_{tot}}{P_{tot(25°C)}} \times 100\,\%$$

Fig 1. Normalized total power dissipation as a function of mounting base temperature



$$V_{GS} \geq 10V$$

Fig 2. Continuous drain current as a function of mounting base temperature



$$T_{mb} = 25°C; I_{DM} \text{ is single pulse}$$

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	minimum footprint; mounted on a printed-circuit board	-	50	-	K/W
$R_{th(j-mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	-	0.55	K/W



Fig 4. Transient thermal impedance from junction to mounting base as a function of pulse duration

6. Characteristics

Table 6. Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(BR)DSS}$	drain-source breakdown voltage	I_D = 0.25 mA; V_{GS} = 0 V; T_j = 25 °C	40	-	-	V
		I_D = 0.25 mA; V_{GS} = 0 V; T_j = -55 °C	36	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	I_D = 1 mA; V_{DS} = V_{GS}; T_j = 25 °C; see Figure 9	2	3	4	V
		I_D = 1 mA; V_{DS} = V_{GS}; T_j = 175 °C; see Figure 9	1	-	-	V
		I_D = 1 mA; V_{DS} = V_{GS}; T_j = -55 °C; see Figure 9	-	-	4.4	V
I_{DSS}	drain leakage current	V_{DS} = 40 V; V_{GS} = 0 V; T_j = 25 °C	-	0.1	10	µA
		V_{DS} = 40 V; V_{GS} = 0 V; T_j = 175 °C	-	-	250	µA
$V_{(BR)GSS}$	gate-source breakdown voltage	I_G = 1 mA; V_{DS} = 0 V; T_j < 175 °C; T_j > -55 °C	20	22	-	V
		I_G = -1 mA; V_{DS} = 0 V; T_j < 175 °C; T_j > -55 °C	20	22	-	V
I_{GSS}	gate leakage current	V_{DS} = 0 V; V_{GS} = 10 V; T_j = 25 °C	-	22	1000	nA
		V_{DS} = 0 V; V_{GS} = -10 V; T_j = 25 °C	-	22	1000	nA
		V_{DS} = 0 V; V_{GS} = 10 V; T_j = 175 °C	-	-	10	µA
		V_{DS} = 0 V; V_{GS} = -10 V; T_j = 175 °C	-	-	10	µA
R_{DSon}	drain-source on-state resistance	V_{GS} = 10 V; I_D = 50 A; T_j = 25 °C; see Figure 7; see Figure 8	-	4.5	5	mΩ
		V_{GS} = 10 V; I_D = 50 A; T_j = 175 °C; see Figure 7; see Figure 8	-	-	9.5	mΩ
$R_{(D\text{-}ISENSE)on}$	drain-ISENSE on-state resistance	V_{GS} = 10 V; I_D = 100 mA; T_j = 25 °C; see Figure 16	0.98	1.08	1.18	Ω
		V_{GS} = 10 V; I_D = 100 mA; T_j = 175 °C; see Figure 16	1.86	2.05	2.24	Ω
I_D/I_{sense}	ratio of drain current to sense current	V_{GS} > 10 V; T_j > -55 °C; T_j < 175 °C	450	500	550	
Dynamic characteristics						
$Q_{G(tot)}$	total gate charge	I_D = 25 A; V_{DS} = 32 V; V_{GS} = 10 V; T_j = 25 °C; see Figure 14	-	120	127	nC
Q_{GS}	gate-source charge		-	19	22	nC
Q_{GD}	gate-drain charge		-	50	60	nC
C_{iss}	input capacitance	V_{GS} = 0 V; V_{DS} = 25 V; f = 1 MHz; T_j = 25 °C; see Figure 12	-	4300	5000	pF
C_{oss}	output capacitance		-	1400	1670	pF
C_{rss}	reverse transfer capacitance		-	820	1100	pF
$t_{d(on)}$	turn-on delay time	V_{DS} = 30 V; R_L = 1.2 Ω; V_{GS} = 10 V; $R_{G(ext)}$ = 10 Ω; T_j = 25 °C	-	35	-	ns
t_r	rise time		-	115	-	ns
$t_{d(off)}$	turn-off delay time		-	155	-	ns
t_f	fall time		-	110	-	ns

Table 6. Characteristics *…continued*

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
L_D	internal drain inductance	from upper edge of drain mounting base to centre of die; T_j = 25 °C	-	2.5	-	nH
L_S	internal source inductance	from source lead to source bond pad; T_j = 25 °C	-	7.5	-	nH
Source-drain diode						
V_{SD}	source-drain voltage	I_S = 40 A; V_{GS} = 0 V; T_j = 25 °C; see Figure 17	-	0.85	1.2	V
t_{rr}	reverse recovery time	I_S = 20 A; dI_S/dt = -100 A/µs; V_{GS} = -10 V; V_{DS} = 30 V; T_j = 25 °C	-	96	-	ns
Q_r	recovered charge		-	224	-	nC



$T_j = 25°C; t_p = 300\mu s$

Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values



$T_j = 25°C; I_D = 50A$

Fig 6. Drain-source on-state resistance as a function of gate-source voltage; typical values



$T_j = 25°C; t_p = 300\mu s$

Fig 7. Drain-source on-state resistance as a function of drain current; typical values



$$a = \frac{R_{DSon}}{R_{DSon(25°C)}}$$

Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature



$I_D = 1mA; V_{DS} = V_{GS}$

Fig 9. Gate-source threshold voltage as a function of junction temperature



$T_j = 25\,°C; V_{DS} = 5V$

Fig 10. Sub-threshold drain current as a function of gate-source voltage



$T_j = 25°C; V_{DS} = 25V$

Fig 11. Forward transconductance as a function of drain current; typical values



$V_{GS} = 0V; f = 1MHz$

Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values



$V_{DS} = 25V$

Fig 13. Transfer characteristics: drain current as a function of gate-source voltage; typical values



$T_j = 25°C; I_D = 25A$

Fig 14. Gate-source voltage as a function of turn-on gate charge; typical values



$I_D = 50A$

Fig 15. Drain-sense current ratio as a function of gate-source voltage; typical values



$I_{sense} = 25mA$

Fig 16. Drain-sense current on-state resistance as a function of gate-source voltage; typical values



$V_{GS} = 0V$

Fig 17. Drain current as a function of source-drain diode voltage; typical values

7. Package outline

Plastic single-ended surface-mounted package (D2PAK); 5 leads (one lead cropped) **SOT426**



DIMENSIONS (mm are the original dimensions)

UNIT	A	A_1	b	c	D max.	D_1	E	e	L_p	H_D	Q
mm	4.50 4.10	1.40 1.27	0.85 0.60	0.64 0.46	11	1.60 1.20	10.30 9.70	1.70	2.90 2.10	15.80 14.80	2.60 2.20

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	JEITA			
SOT426						~~05-03-09~~ 06-03-16

Fig 18. Package outline SOT426 (D2PAK)

8. Revision history

Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK7105-40AIE_5	20090209	Product data sheet	-	BUK71_7905_40AIE-04
Modifications:	• The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. • Legal texts have been adapted to the new company name where appropriate. • Type number BUK7105-40AIE separated from data sheet BUK71_7905_40AIE-04.			
BUK71_7905_40AIE-04	20040206	Product data	-	BUK71_7905_40AIE-03
BUK71_7905_40AIE-03	20030523	Product data	-	BUK71_7905_40AIE-02
BUK71_7905_40AIE-02	20021001	Product data	-	BUK71_7905_40AIE-01
BUK71_7905_40AIE-01	20020725	Product data	-	-

9. Legal information

9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

11. Contents

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: Rev. 05 — 9 February 2009
Document identifier: BUK7105-40AIE_5