














# UF3SC065030B7S



Part Number	Package	Marking
UF3SC065030B7S	D <sup>2</sup> PAK-7L	UF3SC065030B7S









### $650V-27m\Omega$ SiC FET

Rev. A, December 2020

#### Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the  $D^2PAK\text{-}7L$  package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads , and any application requiring standard gate drive.

#### **Features**

- On-resistance R<sub>DS(on)</sub>: 27mΩ (typ)
- Operating temperature: 175°C (max)
- Excellent reverse recovery: Q<sub>rr</sub> = 425nC
- Low body diode V<sub>FSD</sub>: 1.3V
- Low gate charge: Q<sub>G</sub> = 43nC
- Threshold voltage V<sub>G(th)</sub>: 5V (typ) allowing 0 to 15V drive
- Package creepage and clearance distance > 6.1mm
- Kelvin source pin for optimized switching performance
- ESD protected, HBM class 2

#### Typical applications

Any controlled environment such as

- Telecom and Server Power
- Industrial power supplies
- Power factor correction modules
- Motor drives
- Induction heating













### **Maximum Ratings**

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	$V_{DS}$		650	V
Gate-source voltage	$V_{GS}$	DC	-25 to +25	V
Continuous drain current <sup>1</sup>	I <sub>D</sub>	T <sub>C</sub> = 25°C	62	Α
		T <sub>C</sub> = 100°C	44	Α
Pulsed drain current <sup>2</sup>	I <sub>DM</sub>	T <sub>C</sub> = 25°C	230	Α
Single pulsed avalanche energy <sup>3</sup>	E <sub>AS</sub>	L=15mH, I <sub>AS</sub> =4A	120	mJ
Power dissipation	P <sub>tot</sub>	T <sub>C</sub> = 25°C	214	W
Maximum junction temperature	$T_{J,max}$		175	°C
Operating and storage temperature	$T_J,T_STG$		-55 to 175	°C
Reflow soldering temperature	$T_{solder}$	reflow MSL 3	260	°C

- 1. Limited by  $T_{J,max}$
- 2. Pulse width  $t_p$  limited by  $T_{J,max}$
- 3. Starting  $T_J = 25^{\circ}C$

#### **Thermal Characteristics**

Parameter	Symbol	Test Conditions	Value			Unito
			Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{\theta JC}$			0.54	0.7	°C/W













# Electrical Characteristics (T<sub>J</sub> = +25°C unless otherwise specified)

### Typical Performance - Static

Parameter	Symbol	Test Conditions		Units		
			Min	Тур	Max	UIIILS
Drain-source breakdown voltage	BV <sub>DS</sub>	$V_{GS}$ =0V, $I_D$ =1mA	650			V
Total drain leakage current		$V_{DS}$ =650V, $V_{GS}$ =0V, $T_{J}$ =25°C		6	150	^
	I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V, T <sub>J</sub> =175°C		30		- μΑ
Total gate leakage current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, T <sub>J</sub> =25°C, V <sub>GS</sub> =-20V / +20V		6	±20	μА
Drain-source on-resistance	R <sub>DS(on)</sub>	$V_{GS}$ =12V, $I_{D}$ =40A, $T_{J}$ =25°C		27	35	
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =125°C		36		mΩ
		V <sub>GS</sub> =12V, I <sub>D</sub> =40A, T <sub>J</sub> =175°C		43		
Gate threshold voltage	$V_{G(th)}$	$V_{DS}$ =5V, $I_{D}$ =10mA	4	5	6	٧
Gate resistance	$R_{G}$	f=1MHz, open drain		4.5		Ω

## Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions	Value			Unite
			Min	Тур	Max	Units
Diode continuous forward current <sup>1</sup>	I <sub>S</sub>	T <sub>C</sub> =25°C			62	Α
Diode pulse current <sup>2</sup>	I <sub>S,pulse</sub>	T <sub>C</sub> =25°C			230	Α
Forward voltage	V <sub>FSD</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =25°C		1.3	1.4	V
		V <sub>GS</sub> =0V, I <sub>F</sub> =20A, T <sub>J</sub> =175°C		1.35		
Reverse recovery charge	$Q_{rr}$	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =10 $\Omega$		425		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2650A/μs, Τ <sub>J</sub> =25°C		25		ns
Reverse recovery charge	Q <sub>rr</sub>	$V_R$ =400V, $I_F$ =50A, $V_{GS}$ =-5V, $R_{G\_EXT}$ =10 $\Omega$		280		nC
Reverse recovery time	t <sub>rr</sub>	di/dt=2650A/μs, Τ <sub>J</sub> =150°C		20		ns













### Typical Performance - Dynamic

Parameter	Symbol	Test Conditions	Value			11-24-
			Min	Тур	Max	Units
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V		1500		
Output capacitance	C <sub>oss</sub>	f=100kHz		320		pF
Reverse transfer capacitance	$C_{rss}$			2.3		
Effective output capacitance, energy related	C <sub>oss(er)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		230		pF
Effective output capacitance, time related	C <sub>oss(tr)</sub>	$V_{DS}$ =0V to 400V, $V_{GS}$ =0V		520		pF
C <sub>OSS</sub> stored energy	E <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0V		18.5		μЈ
Total gate charge	$Q_{G}$	V <sub>DS</sub> =400V, I <sub>D</sub> =40A,		43		nC
Gate-drain charge	$Q_{GD}$	$V_{DS} = -5V \text{ to } 12V$		11		
Gate-source charge	$Q_{GS}$	$v_{GS} = -3v \text{ to } 12v$		19		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate		25		ns
Rise time	t <sub>r</sub>	Driver =-5V to +12V,		28		
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}$ =8.5 $\Omega$ , Turn-off $R_{G,EXT}$ =22 $\Omega$ Inductive Load, FWD: same device with $V_{GS}$ = -5V, $R_{G}$ = 22 $\Omega$ , $T_{J}$ =25°C		45		
Fall time	t <sub>f</sub>			11		
Turn-on energy	E <sub>ON</sub>			334		μ
Turn-off energy	E <sub>OFF</sub>			90		
Total switching energy	E <sub>TOTAL</sub>			424		
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DS</sub> =400V, I <sub>D</sub> =40A, Gate		23		- ns
Rise time	t <sub>r</sub>	Driver =-5V to +12V,		26		
Turn-off delay time	t <sub>d(off)</sub>	Turn-on $R_{G,EXT}$ =8.5 $\Omega$ ,  Turn-off $R_{G,EXT}$ =22 $\Omega$ Inductive Load,  FWD: same device with		46		
Fall time	t <sub>f</sub>			9		
Turn-on energy	E <sub>ON</sub>			308		
Turn-off energy	E <sub>OFF</sub>	$V_{GS} = -5V, R_G = 22\Omega,$		75		μЈ
Total switching energy	E <sub>TOTAL</sub>	T <sub>J</sub> =150°C		383		





200









#### **Typical Performance Diagrams**





Figure 1. Typical output characteristics at  $T_J$  = - 55°C, tp < 250 $\mu$ s

Figure 2. Typical output characteristics at  $T_J = 25$ °C,  $tp < 250\mu s$ 






Figure 3. Typical output characteristics at  $T_J$  = 175°C, tp < 250 $\mu$ s

Figure 4. Normalized on-resistance vs. temperature at  $V_{GS}$  = 12V and  $I_D$  = 40A

















Tj = -55°C Tj = 25°C Drain Current, I<sub>D</sub> (A) **-** Tj = 175°C Gate-Source Voltage,  $V_{GS}(V)$ 

Figure 5. Typical drain-source on-resistances at  $V_{\text{GS}}$  = 12V

Figure 6. Typical transfer characteristics at  $V_{DS}$  = 5V






Figure 7. Threshold voltage vs. junction temperature at  $V_{DS}$  = 5V and  $I_{D}$  = 10mA

Figure 8. Typical gate charge at  $V_{DS}$  = 400V and  $I_{D}$  = 40A
















Figure 9. 3rd quadrant characteristics at  $T_J$  = -55°C




Figure 10. 3rd quadrant characteristics at T<sub>J</sub> = 25°C




Figure 11. 3rd quadrant characteristics at  $T_J$  = 175°C




Figure 12. Typical stored energy in  $C_{OSS}$  at  $V_{GS} = 0V$ 

















70 60 50 40 30 20 10 -75 -50 -25 0 25 50 75 100 125 150 175 Case Temperature, T<sub>c</sub> (°C)

Figure 13. Typical capacitances at f = 100kHz and  $V_{GS}$  = 0V

Figure 14. DC drain current derating






Figure 15. Total power dissipation

Figure 16. Maximum transient thermal impedance
















Figure 17. Safe operation area at  $T_C = 25$ °C, D = 0, Parameter  $t_p$ 




Figure 19. Clamped inductive switching turn-on energy vs.  $R_{\text{G,EXT\_ON}}$ 




Figure 18. Clamped inductive switching energy vs. drain current at  $T_J = 25$ °C




Figure 20. Clamped inductive switching turn-off energy vs.  $R_{G,EXT\ OFF}$ 



















Figure 21. Clamped inductive switching energy vs. junction temperature at  $V_{DS} = 400V$  and  $I_D = 40A$ 

Figure 22. Reverse recovery charge Qrr vs. junction temperature

#### **Applications Information**

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ( $R_{\rm DS(on)}$ ), output capacitance ( $C_{\rm oss}$ ), gate charge ( $Q_{\rm G}$ ), and reverse recovery charge (Qrr) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

#### Disclaimer

UnitedSiC reserves the right to change or modify any of the products and their inherent physical and technical specifications without prior notice. UnitedSiC assumes no responsibility or liability for any errors or inaccuracies within.

Information on all products and contained herein is intended for description only. No license, express or implied, to any intellectual property rights is granted within this document.

UnitedSiC assumes no liability whatsoever relating to the choice, selection or use of the UnitedSiC products and services described herein.