

28-BIT 1:2 REGISTERED BUFFER WITH PARITY

IDT74SSTU32865

FEATURES:

- 1.8V Operation
- · SSTL_18 style clock and data inputs
- · Differential CLK input
- Control inputs compatible with LVCMOS levels
- · Flow-through architecture for optimum PCB design
- Latch-up performance exceeds 100mA
- ESD >2000V per MIL-STD-883, Method 3015; >200V using machine model (C = 200pF, R = 0)
- · Available in 160-pin CTBGA package

APPLICATIONS:

- Along with CSPU877/A/D DDR2 PLL, provides complete solution for DDR2 DIMMs
- Optimized for DDR2-400/533 (PC2-3200/4300) JEDEC Raw Card D

DESCRIPTION:

The SSTU32865 is a 28-bit 1:2 configurable registered buffer designed for 1.7V to 1.9V VDD operation. All clock and data inputs are compatible with the JEDEC standard for SSTL_18. The control inputs are LVCMOS. All outputs are 1.8V CMOS drivers that have been optimized to drive the DDR2 DIMM load.

The SSTU32865 operates from a differential clock (CLK and $\overline{\text{CLK}}$). Data are registered at the crossing of CLK going high and $\overline{\text{CLK}}$ going low.

This device supports low-power standby operation. When the reset input $(\overline{\text{RESET}})$ is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when $\overline{\text{RESET}}$ is low all registers are reset, and all outputs are forced low. The LVCMOS $\overline{\text{RESET}}$ and Cx inputs must always be held at a valid logic high or low level.


To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

In the DDR2 DIMM application, $\overline{\text{RESET}}$ is specified to be completely asynchronous with respect to CLK and $\overline{\text{CLK}}$. Therefore, no timing relationship can be guaranteed between the two. When entering reset, the register will be cleared and the outputs will be driven low quickly, relative to the time to disable the differential input receivers. However, when coming out of a reset, the register will become active quickly, relative to the time to enable the differential input receivers. As long as the data inputs are low, and the clock is stable during the time from the low-to-high transition of $\overline{\text{RESET}}$ until the input receivers are fully enabled, the design of the SSTU32865 must ensure that the outputs will remain low, thus ensuring no glitches on the outputs.

The device monitors both $\overline{DCS0}$ and $\overline{DCS1}$ inputs and will gate the Qn outputs from changing states when both $\overline{DCS0}$ and $\overline{DCS1}$ are high. If either $\overline{DCS0}$ and $\overline{DCS1}$ input is low, the Qn outputs will function normally. The \overline{RESET} input has priority over the $\overline{DCS0}$ and $\overline{DCS1}$ control and will force the Qn outputs low and the \overline{PYTERR} output high. If the DCS-control functionality is not desired, then the CSGateEnable input can be hard-wired to ground, in which case the set-up time requirement for DCS would be the same as for the other D data inputs.

The SSTU32865 includes a parity checking function. The SSTU32865 accepts a parity bit from the memory controller at its input pin PARIN, compares it with the data received on the D-inputs, and indicates whether a parity error has occured on its open-drain PYTERR pin (active low).

FUNCTIONAL BLOCK DIAGRAM (1:2)




PIN CONFIGURATION


	1	2	3	4	5	6	7	8	9	10	11	12
Α	VREF	NC	PARIN	NC	NC	QCKE1A	QCKE0A	Q21A	Q19A	Q18A	Q17B	Q17A
В	D1	D2	NC	NC	NC	QCKE1B	QCKE0B	Q21B	Q19B	Q18B	QODT0B	QODT0A
С	D3	D4									QODT1B	QODT1A
D	D6	D5		VDDL	GND	NC	NC	GND	GND		Q20B	Q20A
Е	D7	D8		VDDL	GND	VDDL	VDDR	GND	GND		Q16B	Q16A
F	D11	D9		VDDL	GND			VDDR	VDDR		Q1B	Q1A
G	D18	D12		VDDL	GND			VDDR	VDDR		Q2B	Q2A
Н	CSGate EN	D15		VDDL	GND			GND	GND		Q5B	Q5A
J	CLK	DCS0		GND	GND			VDDR	VDDR		QCS0B	QCS0A
K	CLK	DCS1		VDDL	VDDL			GND	GND		QCS1B	QCS1A
L	RESET	D14		GND	GND			VDDR	VDDR		Q6B	Q6A
М	D0	D10		GND	GND			GND	GND		Q10B	Q10A
N	D17	D16		VDDL	VDDL			VDDR	VDDR		Q9B	Q9A
Р	D19	D21		GND	VDDL	VDDL	VDDR	VDDR	GND		Q11B	Q11A
R	D13	D20		GND	VDDL	VDDL	GND	GND	GND		Q15B	Q15A
Т	DODT1	DODT0									Q14B	Q14A
U	DCKE0	DCKE1	MCL	PYTERR	MCH	Q3B	Q12B	Q7B	Q4B	Q13B	Q0B	Q8B
٧	VREF	MCL	MCL	NC	MCH	Q3A	Q12A	Q7A	Q4A	Q13A	Q0A	Q8A

MCL denotes a pin that Must be Connected LOW. MCH denotes a pin that Must be Connected HIGH.

160-BALL CTBGA TOP VIEW

160 BALL CTBGA PACKAGE ATTRIBUTES





TOP VIEW BOTTOM VIEW



SIDE VIEW

FUNCTION TABLE (EACH FLIP-FLOP) (1)

	Inputs							Outputs		
RESET	DCS0	DCS1	CSGate Enable	CLK	CLK	Dn, DODTn, DCKEn	Qn	Q C S	QODT, QCKE	
Н	L	L	Х	↑	\downarrow	L	L	L	L	
Н	L	L	Х	↑	\downarrow	Н	Н	L	Н	
Н	L	L	Х	L or H	L or H	Х	O ₀ ⁽²⁾	O ₀ ⁽²⁾	O ₀ ⁽²⁾	
Н	L	Н	Х	↑	\	L	L	L	L	
Н	L	Н	Χ	↑	\downarrow	Н	Н	L	Н	
Н	L	Н	Χ	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	O ₀ ⁽²⁾	
Н	Н	L	Х	↑	\rightarrow	L	L	Н	L	
Н	Н	L	Χ	↑	\	Н	Н	Н	Н	
Н	Н	L	Χ	L or H	L or H	Χ	O ₀ ⁽²⁾	O ₀ ⁽²⁾	Q ₀ ⁽²⁾	
Н	Н	Н	L	↑	\leftarrow	L	L	Н	L	
Н	Н	Н	L	↑	\rightarrow	Н	Н	Н	Н	
Н	Н	Н	L	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	
Н	Н	Н	Н	↑	\downarrow	L	Q ₀ ⁽²⁾	Н	L	
Н	Н	Н	Н	↑	\downarrow	Н	Q ₀ ⁽²⁾	Н	Н	
Н	Н	Н	Н	L or H	L or H	Χ	Q ₀ ⁽²⁾	Q ₀ ⁽²⁾	O ₀ ⁽²⁾	
L	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	X or Floating	L	L	L	


- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - \uparrow = LOW to HIGH
 - \downarrow = HIGH to LOW
- 2. Output level before the indicated steady-state conditions were established.

PARITY AND STANDBY FUNCTION TABLE(1)


			Inputs				Output
RESET	DCS0	DCS1	CLK	CLK	Σ of Inputs = H (D0 - D21)	PARIN ⁽²⁾	PYTERR ⁽³⁾
Н	L	Н	↑	\downarrow	Even	L	Н
Н	L	Н	↑	\downarrow	Odd	L	L
Н	L	Н	↑	\downarrow	Even	Н	L
Н	L	Н	↑	\downarrow	Odd	Н	Н
Н	Н	L	↑	\downarrow	Even	L	Н
Н	Н	L	↑	\downarrow	Odd	L	L
Н	Н	L	↑	\downarrow	Even	Н	L
Н	Н	L		\downarrow	Odd	Н	Н
Н	Н	Н	↑	\downarrow	X	Χ	PYTERR ₀ ⁽⁴⁾
Н	Х	Х	L or H	L or H	Х	Χ	PYTERR ₀ ⁽⁴⁾
L	X or Floating	X or Floating	Н				

- 1. H = HIGH Voltage Level
 - L = LOW Voltage Level
 - X = Don't Care
 - ↑ = LOW to HIGH
 - \downarrow = HIGH to LOW
- 2. PARIN arrives one clock cycle after the data to which it applies
- 3. This transition assumes $\overline{\text{PTYERR}}$ is HIGH at the crossing of CLK going HIGH and $\overline{\text{CLK}}$ going LOW. If $\overline{\text{PTYERR}}$ is LOW, it stays latched LOW for two clock cycles, or until $\overline{\text{RESET}}$ is driven LOW.
- 4. Output level before the indicated steady-state conditions were established.

REGISTER TIMING



PARITY LOGIC DIAGRAM



NOTE:

1. This function holds the error for two cycles. See REGISTER TIMING diagram.

ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description		Max.	Unit
Vdd	Supply Voltage Range		-0.5 to 2.5	V
VI ^(2,3)	Input Voltage Range		-0.5 to 2.5	V
Vo ^(2,3)	Output Voltage Range		-0.5 to VDD +0.5	V
lık	Input Clamp Current	VI < 0	±50	mA
		VI > VDD		
Іок	Output Clamp Current	Vo < 0	±50	mA
		Vo > Vdd		
lo	Continuous Output Curi	rent,	±50	mA
	Vo = 0 to VDD			
VDD	Continuous Current thro	ough each	±100	mA
	VDD or GND			
Tstg	Storage Temperature Ra	ange	-65 to +150	°C

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause
 permanent damage to the device. This is a stress rating only and functional operation
 of the device at these or any other conditions above those indicated in the operational
 sections of this specification is not implied. Exposure to absolute maximum rating
 conditions for extended periods may affect reliability.
- 2. The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- 3. This value is limited to 2.5V maximum.

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

			VDD = 1.8	V ± 0.1V	
Symbol	Parameter		Min.	Max.	Unit
fclock	Clock Frequenc	су	_	270	MHz
tw	Pulse Duration	, CLK, CLK HIGH or LOW	1	_	ns
tact ^(1,2)	Differential Inpu	ts Active Time	_	10	ns
tinact ^(1,3)	Differential Inpu	ts Inactive Time	_	15	ns
tsu	Setup Time	DCSn before CLK↑, CLK↓	0.7	_	ns
		Data, PARIN, DODT, and DCKE before CLK↑, CLK↓	0.5	_	
tH	Hold Time	Data, DCSn, PARIN, DCKE, and DODT	0.5	_	ns
		after CLK↑, CLK↓			

- 1. This parameter is not production tested.
- 2. Data and VREF inputs must be low a minimum time of tact max, after RESET is taken HIGH.
- 3. Data, VREF, and clock inputs must be held at valid levels (not floating) a minimum time of tINACT max, after RESET is taken LOW.

TERMINAL FUNCTIONS

Signal	Terminal		
Group	Name	Туре	Description
Ungated Inputs	DCKE0, DCKE1 DODT0, DODT1	SSTL_18	DRAM function pins not associated with Chip Select
Chip Select Gated Inputs	D0:D21	SSTL_18	DRAM inputs, re-driven only when Chip Select is LOW
Chip Select Inputs	DCS0, DCS1	SSTL_18	DRAM Chip Select signals. These pins initiate DRAM address/command decodes, and as such at least one will be LOW when a valid address/command is present. The register can be programmed to re-drive all D-inputs only (CSGateEN HIGH) when at least one Chip Select input is LOW.
Re-Driven Outputs	Q0A:Q21A Q0B:Q21B QCS0-1A, B QCKE0-1A, B QODT0-1A, B	SSTL_18	Outputs of the register, valid after the specified clock count and immediately following a rising edge of the clock
Parity Input	PARIN	SSTL_18	Input parity is received on pin PARIN, and should maintain odd parity across the D0:D21 inputs, at the rising edge of the clock
Parity Error Output	PTYERR	Open Drain	When LOW, this output indicates that a parity error was identified associated with the address and/or command inputs. PTYERR will be active for two clock cycles, and delayed by an additional clock cycle for compatibility with final parity out timing on the industry-standard DDR-II register with parity (in JEDEC definition).
Program Inputs	CSGateEN	1.8V LVCMOS	Chip Select Gate Enable. When HIGH, the D0:D21 inputs will be latched only when at least one Chip Select input is LOW during the rising edge of the clock. When LOW, the D0:D21 inputs will be latched and redriven on every rising edge of the clock.
Clock Inputs	CLK, CLK	SSTL_18	Differential master clock input pair to the register. The register operation is triggered by a rising edge on the positive clock input (CLK).
Miscellaneous	MCL, MCH		Must be connected to a Logic LOW or HIGH.
Inputs	RESET	1.8V LVCMOS	Asynchronous Reset Input. When LOW, it causes a reset of the internal latches, thereby forcing the outputs LOW. RESET also resets the PTYERR signal.
	Vref	0.9V nominal	Input reference voltage for SSTL_18 inputs. Two pins (internally tied together) are used for increased reliability.

OPERATING CHARACTERISTICS, TA = 25°C (1,2)

Symbol	Parameter		Min.	Тур.	Max.	Unit
VDD	Supply Voltage	1.7		1.9	V	
VREF	Reference Voltage		0.49 * VDD	0.5 * Vdd	0.51 * Vdd	V
VTT	Termination Voltage		VREF-40mV	Vref	Vref+ 40mV	V
Vı	Input Voltage		0	_	Vdd	V
VIH	AC High-Level Input Voltage	Data Inputs	VREF+ 250mV	_	_	V
VIL	AC Low-Level Input Voltage	Data Inputs	_	_	VREF-250mV	V
VIH	DC High-Level Input Voltage	Data Inputs	VREF+ 125mV	_	_	V
VIL	DC Low-Level Input Voltage	Data Inputs	_	_	VREF-125mV	V
VIH	High-Level Input Voltage	RESET, Cx	0.65 * VDD	_	_	V
VIL	Low-Level Input Voltage	RESET, Cx	_	-	0.35 * Vdd	V
VICR	Common Mode Input Voltage	CLK, CLK	0.675	_	1.125	V
VID	Differential Input Voltage	CLK, CLK	600	_	_	mV
Юн	High-Level Output Current		_	_	-8	mA
loL	Low-Level Output Current		_	_	8	mA
TA	Operating Free-Air Temperature		0		70	°C

NOTES

- 1. The RESET and Cx inputs of the device must be held at valid levels (not floating) to ensure proper device operation.
- 2. The differential inputs must not be floating unless $\overline{\text{RESET}}$ is LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

 $Following\ Conditions\ Apply\ Unless\ Otherwise\ Specified:$

Operating Condition: TA = 0° C to $+70^{\circ}$ C, VDD = 1.8V ± 0.1 V


Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
Vон		VDD = 1.7V to 1.9V, $IOH = -6$ mA	1.2	_	_	V	
Vol		VDD = 1.7V to 1.9V, IOL = 6 mA		_	_	0.5	V
lı	All Inputs	· · · · · · · · · · · · · · · · · · ·		<u> </u>	_	±5	μΑ
IDD	Static Standby	Io = 0, VDD = 1.9V, RESET = GND		_	_	200	μΑ
	Static Operating			_	_	40	mA
IDDD	Dynamic Operating	$IO = 0$, $VDD = 1.8V$, $\overline{RESET} = VDD$, $VI = VIH (AC) or VIL (AC),$		_	_	_	μΑ/Clock
	(Clock Only)	CLK and CLK Switching 50% Duty Cycle.					MHz
		$IO = 0$, $VDD = 1.8V$, $\overline{RESET} = VDD$,	1:1 Mode	_	_	_	
	Dynamic Operating	$VI = VIH (AC) \text{ or } VIL (AC), CLK \text{ and } \overline{CLK} \text{ Switching at}$					μΑ/Clock
	(Per Each Data Input)	50% Duty Cycle. One Data Input Switching at	1:2 Mode	_	_	_	MHz/Data
		Half Clock Frequency, 50% Duty Cycle.					Input
	Dn	$VI = VREF \pm 250mV$, $VDD = 1.8V$	•	2.5	_	3.5	
Сі	DCSn and CSGateENable			4	_	6	pF
	CLK and CLK	VICR = 0.9V, VID = 600mV, VDD = 1.8V		4	_	6	
	RESET	$V_I = V_{DD}$ or GND, $V_{DD} = 1.8V$		2	_	6	


SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED) (1)

		V DD = 1.		
Symbol	Parameter	Min	Max.	Unit
fMAX		270	_	MHz
tPDM ⁽²⁾	CLK and CLK to Q	1.41	2.15	ns
tLH	LOW to HIGH Delay, CLK and CLK to PYTERR	1.2	3	ns
thL	HIGH to LOW Delay, CLK and CLK to PYTERR	1	3	ns
t PLH	LOW to HIGH Propagation Delay, RESET to PYTERR	_	3	ns
tPDMSS ^(2,3)	CLK and CLK to Q (simultaneous switching)	_	2.35	ns
trphl	RESET to Q	_	3	ns
dV/dt_r	Output slew rate from 20% to 80%	1	4	V/ns
dV/dt_f	Output slew rate from 20% to 80%	1	4	V/ns
dV/dt $_\Delta^{(4)}$	Output slew rate from 20% to 80%	_	1	V/ns


- 1. See TEST CIRCUITS AND WAVEFORMS.
- 2. Includes 350ps of test load transmission line delay.
- 3. This parameter is not production tested.
- 4. Difference between dV/dt_r (rising edge rate) and dV/dt_f (falling edge rate).

TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)







Voltage and Current Waveforms Inputs Active and Inactive Times




Voltage Waveforms - Pulse Duration



Voltage Waveforms - Setup and Hold Times




Voltage Waveforms - Propagation Delay Times




Voltage Waveforms - Propagation Delay Times

- 1. CL includes probe and jig capacitance.
- 2. IDD tested with clock and data inputs held at VDD or GND, and Io = 0mA
- 3. All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz, Zo = 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
- 4. The outputs are measured one at a time with one transition per measurement.
- 5. VTT = VREF = VDD/2
- 6. VIH = VREF + 250mV (AC voltage levels) for differential inputs. VIH = VDD for LVCMOS input.
- 7. VIL = VREF 250mV (AC voltage levels) for differential inputs. VIL = GND for LVCMOS input.
- 8. VID = 600mV.
- 9. tplh and tphl are the same as tppm.


TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)




Load Circuit: High-to-Low Slew-Rate



Voltage Waveforms: High-to-Low Slew-Rate




Load Circuit: Low-to-High Slew-Rate




Voltage Waveforms: Low-to-High Slew-Rate

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz, Zo = 50 Ω , input slew rate = 1 V/ns \pm 20% (unless otherwise specified).


TEST CIRCUITS AND WAVEFORMS (VDD = 1.8V ± 0.1V)




Load Circuit: High-to-Low Slew-Rate



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with Respect to **RESET** Input)




Voltage Waveforms: Open Drain Output High-to-Low Transition Time (with Respect to Clock Inputs)



Voltage Waveforms: Open Drain Output Low-to-High Transition Time (with Respect to Clock Inputs)

- 1. CL includes probe and jig capacitance.
- 2. All input pulses are supplied by generators having the following characteristics: PRR ≤10MHz, Zo = 50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).

ORDERING INFORMATION



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/