

FAST CMOS OCTAL TRANSPARENT LATCH

IDT54/74FCT373T/AT/CT


FEATURES:

- · Std., A, and C grades
- Low input and output leakage ≤1µA (max.)
- CMOS power levels
- True TTL input and output compatibility:
 - VOH = 3.3V (typ.)
 - -VOL = 0.3V(typ.)
- High Drive outputs (-15mA IOH, 48mA IOL)
- · Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- · Power off disable outputs permit "live insertion"
- Available in the following packages:
- Industrial: SOIC, SSOP, QSOP
- Military: CERDIP, LCC

FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The FCT373Tis an octal transparent latch built using an advanced dual metal CMOS technology. These octal latches have 3-state outputs and are intended for bus oriented applications. The flip-flops appear transparent to the data when Latch Enable (LE) is high. When LE is low, the data that meets the set-up time is latched. Data appears on the bus when the Output Enable $\overline{(OE)}$ is low. When \overline{OE} is high, the bus output is in the high-impedance state.





 IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc.

MILITARY AND INDUSTRIAL TEMPERATURE RANGES

DECEMBER 2016

PINCONFIGURATION





CERDIP/ SOIC/ SSOP/ QSOP TOP VIEW

LCC TOP VIEW

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	–0.5 to +7	V
VTERM ⁽³⁾	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
Tstg	Storage Temperature	-65 to +150	°C
Ιουτ	DC Output Current	-60 to +120	mA

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed Vcc by +0.5V unless otherwise noted.
- 2. Inputs and Vcc terminals only.
- 3. Output and I/O terminals only.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Тур.	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	10	pF
Соит	Output Capacitance	Vout = 0V	8	12	pF

NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

Pin Names	Description			
Dx Data Inputs				
LE	Latch Enable Input (Active HIGH)			
OE Output Enable Input (Active LOW)				
Ох	3-State Outputs			

FUNCTION TABLE⁽¹⁾

	Outputs		
Dx	LE	ŌĒ	Ох
Н	Н	L	Н
L	Н	L	L
Х	X	Н	Z

NOTE:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High Impedance

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: TA = -40° C to $+85^{\circ}$ C, Vcc = 5.0V $\pm 5\%$; Military: TA = -55° C to $+125^{\circ}$ C, Vcc = 5.0V $\pm 10\%$

Symbol	Parameter	Test Cond	itions ⁽¹⁾	Min.	Тур. ⁽²⁾	Max.	Unit
Vih	Input HIGH Level	Guaranteed Logic HIGH Level		2	—	_	V
Vil	Input LOW Level	Guaranteed Logic LOW Level		_	_	0.8	V
Ін	Input HIGH Current ⁽⁴⁾	Vcc = Max.	VI = 2.7V	_	_	±1	μA
lil	Input LOW Current ⁽⁴⁾	Vcc = Max.	VI = 0.5V	_	—	±1	μA
Іоzн	High Impedance Output Current	Vcc = Max	Vo = 2.7V	_	_	±1	μA
Iozl	(3-State output pins) ⁽⁴⁾		Vo = 0.5V	_	—	±1	
li	Input HIGH Current ⁽⁴⁾	Vcc = Max., VI = Vcc (Max.)		_	_	±1	μA
Vik	Clamp Diode Voltage	Vcc = Min, IIN = -18mA		—	-0.7	-1.2	V
Vн	Input Hysteresis	_		—	200	_	mV
Icc	Quiescent Power Supply Current	Vcc = Max., VIN = GND or Vcc		—	0.01	1	mA

OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Condit	tions ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min	Iон = -6mA MIL	2.4	3.3	_	
		VIN = VIH OF VIL	Iон = -8mA IND				V
			Iон = –12mA MIL	2	3	_	
			Iон = -15mA IND				
Vol	Output LOW Voltage	Vcc = Min	Iol = 32mA MIL	_	0.3	0.5	V
		VIN = VIH OF VIL	Iol = 48mA IND				
los	Short Circuit Current	$Vcc = Max., Vo = GND^{(3)}$		-60	-120	-225	mA
loff	Input/Output Power Off Leakage ⁽⁵⁾	VCC = 0V, VIN or VO \leq 4.5V		_	_	±1	μA

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, $+25^{\circ}C$ ambient.

3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.

4. The test limit for this parameter is $\pm 5\mu$ A at TA = -55°C.

5. This parameter is guaranteed but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditi	ons ⁽¹⁾	Min.	Тур.(2)	Max.	Unit
Δlcc	Quiescent Power Supply Current TTL Inputs HIGH	Vcc = Max. VIN = 3.4V ⁽³⁾		-	0.5	2	mA
ICCD	Dynamic Power Supply Current ⁽⁴⁾	Vcc = Max. Outputs Open OE = GND	VIN = VCC VIN = GND	-	0.15	0.25	mA/ MHz
		One Input Toggling 50% Duty Cycle					
IC	Total Power Supply Current ⁽⁶⁾	Vcc = Max. Outputs Open fi = 10MHz	VIN = VCC VIN = GND	-	1.5	3.5	mA
		50% Duty Cycle $\overline{OE} = GND$	VIN = 3.4V VIN = GND	_	1.8	4.5	
		LE = Vcc One Bit Toggling					
		Vcc = Max. Outputs Open fi = 2.5MHz	VIN = VCC VIN = GND	-	3	6(5)	mA
		50% Duty Cycle $\overline{OE} = GND$	VIN = 3.4V VIN = GND	-	5	14(5)	
		LE = Vcc Eight Bits Toggling					

NOTES:

1. For conditions shown as Min. or Max., use appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical values are at Vcc = 5.0V, +25°C ambient.

3. Per TTL driven input; (VIN = 3.4V). All other inputs at Vcc or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of Δ Icc formula. These limits are guaranteed but not tested.

6. IC = IQUIESCENT + INPUTS + IDYNAMIC

IC = ICC + Δ ICC DHNT + ICCD (fCP/2+ fiNi)

Icc = Quiescent Current

 ΔIcc = Power Supply Current for a TTL High Input (VIN = 3.4V)

 $\mathsf{D}\mathsf{H}$ = Duty Cycle for TTL Inputs High

 $\ensuremath{\mathsf{NT}}$ = Number of TTL Inputs at $\ensuremath{\mathsf{DH}}$

Icco = Dynamic Current caused by an Input Transition Pair (HLH or LHL)

fcp = Clock Frequency for Register Devices (Zero for Non-Register Devices)

fi = Output Frequency

Ni = Number of Outputs at fi

All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL

			74FCT373AT		74FCT	74FCT373CT	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
tplh	Propagation Delay	CL = 50pF	1.5	5.2	1.5	4.2	ns
t PHL	Dx to Ox	$RL = 500\Omega$					
tPLH .	Propagation Delay		2	8.5	2	5.5	ns
t PHL	LE to Ox						
tрzн	Output Enable Time		1.5	6.5	1.5	5.5	ns
tPZL							
tphz	Output Disable Time		1.5	5.5	1.5	5	ns
tPLZ							
tsu	Set-up Time HIGH or LOW, Dx to LE]	2	_	2	_	ns
tH	Hold Time HIGH or LOW, Dx to LE]	1.5	_	1.5	_	ns
tw	LE Pulse Width HIGH ⁽³⁾		5	—	5	—	ns

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - MILITARY

			54FCT373T		54FCT	373AT	54FCT	54FCT373CT	
Symbol	Parameter	Condition ⁽¹⁾	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Min. ⁽²⁾	Max.	Unit
t PLH	Propagation Delay	CL = 50pF	1.5	8.5	1.5	5.6	1.5	5.1	ns
t PHL	Dx to Ox	$RL = 500\Omega$							
t PLH	Propagation Delay		2	15	2	9.8	2	8	ns
t PHL	LE to Ox								
tpzh	Output Enable Time		1.5	13.5	1.5	7.5	1.5	6.3	ns
t PZL									
tphz	Output Disable Time		1.5	10	1.5	6.5	1.5	5.9	ns
t PLZ									
tsu	Set-up Time HIGH or LOW, Dx to LE		2	—	2	—	2	_	ns
ťΗ	Hold Time HIGH or LOW, Dx to LE		1.5	_	1.5	_	1.5	_	ns
tw	LE Pulse Width HIGH ⁽³⁾		6	—	6	—	6	—	ns

NOTES:


1. See test circuit and waveforms.

2. Minimum limits are guaranteed but not tested on Propagation Delays.

3. This parameter is guaranteed but not tested.

IDT54/74FCT373T/AT/CT FASTCMOSOCTALTRANSPARENTLATCH


TEST CIRCUITS AND WAVEFORMS




Octal Link


Octal Link


Octal Link





1.5V 0V +tsu tн ЗV TIMING 1.5V 0V INPUT ASYNCHRONOUS CONTROL **t**REM PRESET ЗV 1.5V 0V CLEAR ETC. SYNCHRONOUS CONTROL 3V PRESET 1.5V 0V CLEAR тн tsu CLOCK ENABLE ETC.





Propagation Delay


SWITCHPOSITION

Test	Switch
Open Drain Disable Low Enable Low	Closed
All Other Tests	Open

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to Zout of the Pulse Generator.



Pulse Width

Octal Link




Enable and Disable Times

NOTES:

- 1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
- 2. Pulse Generator for All Pulses: Rate \leq 1.0MHz; tr \leq 2.5ns; tr \leq 2.5ns.

ORDERING INFORMATION



Datasheet Document History

Pg. 7

Pg. 7

10/03/2009 12/01/2016 Updated the ordering information by removing the "IDT" notation and non RoHS part. Updated the ordering information by adding detailed package information and Tape & Reel.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>