RFID 16 Kb EEPROM Tag ISO 15693 RF, I²C Bus, Energy Harvesting

Description

The N24RF16E is a RFID/NFC tag with a 16 Kb EEPROM device, offering both contactless and contact interface. In addition to the ISO/IEC 15693 radio frequency identification (RFID) interface protocol, the device features an I^2 C interface to communicate with a microcontroller. The I^2 C contact interface requires an external power supply.

The 16 Kb EEPROM array is internally organized as 512 x 32 bits in RF mode and as 2048 x 8 bits when accessed from the I²C interface.

Features

- Contactless Transmission of Data
- ISO 15693 / ISO 18000-3 Mode1 Compliant
 - Vicinity Range Communication (up to 150 cm)
 - Air Interface Communication at 13.56 MHz (HF)
 - To Tag: ASK Modulation with 1.65 Kbit/s or 26.48 Kbit/s Data Rate
 - From Tag: Load Modulation Using Manchester Coding with 423 kHz and 484 kHz Subcarriers in Low (6.6 Kbit/s) or High (26 Kbit/s) Data Rate Mode. Supports the 53 Kbit/s Data Rate with Fast Commands
- Read & Write 32-bit Block Mode
- Anti-collision Support
- Security:
 - 64-bit Unique Identifier (UID)
 - Multiple 32-bit Passwords and Lock Feature for Each User Memory Sector
- Supports Fast (400 kHz) and Fast-Plus (1 MHz) I²C Protocol
- 1.8 V to 5.5 V Supply Voltage Range
- 4-Byte Page Write Buffer
- I²C Timeout
- Schmitt Triggers and Noise Suppression Filters on I²C Bus Inputs (SCL and SDA)
- 512 Blocks x 32 Bits (16 Sectors of 32 Blocks Each): RF Mode
- 2048 x 8 Bits I²C Mode
- 2,000,000 Program/Erase Cycles
- 200 Year Data Retention
- -40°C to +105°C Temperature Range
- Configurable Output Pin: RF Write in Progress or RF Busy
- Energy Harvesting Analog Output
- SOIC, TSSOP 8-lead Packages
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant*



ON Semiconductor®

www.onsemi.com





SOIC 8 CASE 751BD TSSOP8, 4.4x3 CASE 948AL

PIN CONFIGURATION

V _{оит}	p v _{cc}
AN₁ □□	RF WIP/BUSY
AN ₂	□ SCL
V _{SS} \blacksquare	□ SDA

SOIC (W, X), TSSOP (Y)

PIN FUNCTION

Pin Name	Function	
SDA	Serial Data	
SCL	Serial Clock	
AN1, AN2	Antenna Coil	
V _{CC}	Power Supply	
V _{SS}	Ground	
V _{OUT}	Energy Harvesting Output	
RF WIP/BUSY	Internal Write or RF command in progress	

MARKING DIAGRAMS





A = Assembly Site Code

= Production Year (Last Digit)

M = Production Month Code

ZZZ = Last 3 Characters of Assembly Lot Number

ORDERING INFORMATION

See detailed ordering and shipping information on page 22 of this data sheet.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.




Figure 1. Functional Symbol

Table 1. ABSOLUTE MAXIMUM RATINGS

Parameter	Rating	Unit
Storage Temperature	-65 to +150	°C
Ambient Operating Temperature	-40 to +105	°C
Voltage on SCL, SDA, RF WIP/BUSY and V _{CC} pins with respect to Ground (Note 1)	-0.5 to 6.5	V
RF Input Voltage Peak to Peak Amplitude between AN1 and AN2, VSS pad floating	28	V
AC Voltage on AN1 or AN2 with respect to GND	–1 to 15	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Table 2. RELIABILITY CHARACTERISTICS - EEPROM (Note 2)

Symbol	Parameter	Test Conditions	Max	Unit
Nend	Endurance	$T_A \le 25^{\circ}C$, 1.8 V < $V_{CC} < 5.5$ V	2,000,000	Write Cycles (Note 3)
		$T_A = 85^{\circ}C$, 1.8 V < V_{CC} < 5.5 V	800,000	
		$T_A = 105$ °C, $1.8 \text{ V} < V_{CC} < 5.5 \text{ V}$	300,000	
Tdr	Data Retention	T _A = 25°C	200	Year

^{2.} Determined through qualification/characterization.

During transitions, the voltage undershoot on any pin should not exceed 1 V for more than 20 ns. Voltage overshoot on the SCL and SDA I²C pins should not exceed the absolute maximum ratings, irrespective of VCC.

^{3.} A Write Cycle refers to writing a Byte or a Page.

Table 3. DC CHARACTERISTICS – I^2 C MODE ($V_{CC} = 1.8 \text{ V}$ to 5.5 V, $T_A = -40^{\circ}$ C to $+105^{\circ}$ C, unless otherwise specified)

Symbol	Parameter		Test Conditions	Min	Max	Unit
ICCR	Supply Current (Read Mode)	Read,	V _{CC} = 1.8 V	-	0.15	mA
		f _{SCL} = 400 kHz	V _{CC} = 2.5 V	-	0.2	
			V _{CC} = 5.5 V	-	0.3	
ICCW	Supply Current (Write Mode)	Write Cycle		-	0.4	mA
ISB1	Standby Current	V _{IN} = GND or V _{CC}	No RF Field on antenna coil	-	10	μΑ
			Both V _{CC} Supply and RF Field on antenna coil	-	100	μΑ
IL	Input Leakage Current	V _{IN} = GND or V _{CC}	V _{IN} = GND or V _{CC}		2	μΑ
ILO	Output Leakage Current	SDA = Hi Z, V _{OUT} :	SDA = Hi Z, V _{OUT} = GND or V _{CC}		2	μΑ
VIL1	Input Low Voltage	V _{CC} ≥ 2.5 V		-0.5	0.3 V _{CC}	V
VIH1	Input High Voltage	$V_{CC} \ge 2.5 \text{ V}$		0.7 V _{CC}	V _{CC} +0.5	V
VIL2	Input Low Voltage	V _{CC} < 2.5 V		-0.5	0.25 V _{CC}	V
VIH2	Input High Voltage	V _{CC} < 2.5 V		0.75 V _{CC}	V _{CC} +0.5	V
VOL1	Output Low Voltage	$V_{CC} \ge 2.5 \text{ V}, I_{OL} = 3.0 \text{ mA}$		-	0.4	V
VOL2	Output Low Voltage	V_{CC} < 2.5 V, I_{OL} = 2	2.1 mA	-	0.2	V

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Table 4. PIN IMPEDANCE CHARACTERISTICS

Symbol	Parameter	Conditions	Max	Unit
C _{IN} (Note 4)	I/O Pin Capacitance (SDA, RF WIP/BUSY)	V _{IN} = 0 V	8	pF
C _{IN} (Note 4)	Input Capacitance (other pins)	V _{IN} = 0 V	6	pF

^{4.} These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.

 $\textbf{Table 5. AC CHARACTERISTICS - I}^{2}\textbf{C MODE} \text{ (Note 5) (V}_{CC} = 1.8 \text{ V to } 5.5 \text{ V, T}_{A} = -40 ^{\circ}\text{C to } +105 ^{\circ}\text{C, unless otherwise specified)}$

		I ² C	Fast	I ² C Fast Plus		
Symbol	Parameter	Min	Max	Min	Max	Unit
FscL	Clock Frequency	25	400	25	1000	kHz
tLOW	Low Period of SCL Clock	1.3	20000	0.45	20000	μs
thigh	High Period of SCL Clock	0.6	20000	0.40	20000	μs
tsu:sta	START Condition Setup Time	0.6	_	0.25		μs
thd:STA	START Condition Hold Time	0.6	20000	0.25	20000	μs
tHD:DAT	Data In Hold Time	0	_	0	-	μs
tsu:dat	Data In Setup Time	100	_	50	-	ns
t _R (Note 6)	SDA and SCL Rise Time	-	300	-	100	ns
t _F (Note 6)	SDA and SCL Fall Time	-	300	-	100	ns
tsu:sto	STOP Condition Setup Time	0.6	_	0.25	-	μs
tBUF	Bus Free Time Between STOP and START	1.3	-	0.5	-	μs
tAA	SCL Low to Data Out Valid	-	0.9	-	0.4	μs
tDH	Data Out Hold Time	100	_	50	-	ns
T _i (Note 6)	Noise Pulse Filtered at SCL and SDA Inputs	-	50	-	50	ns
twr	Write Cycle Time	-	5	-	5	ms
t _{PU} (Notes 6, 7)	Power-up to Ready Mode	-	1	-	1	ms

Table 6. AC TEST CONDITIONS

Parameter	Condition
Input Levels	0.2 x V _{CC} to 0.8 x V _{CC}
Input Rise and Fall Times	≤ 50 ns
Output Reference Levels	0.5 x V _{CC}
Output Load	Current Source: I_{OL} = 3 mA (V_{CC} \geq 2.5 V); I_{OL} = 2 mA (V_{CC} < 2.5 V); C_L = 100 pF

^{5.} Test conditions according to "AC Test Conditions" table.
6. Tested initially and after a design or process change that affects this parameter.
7. t_{PU} is the delay between the time V_{CC} is stable and the device is ready to accept commands.

Table 7. RF CHARACTERISTICS ($T_A = -40^{\circ}C$ to $+105^{\circ}C$, unless otherwise specified)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
f _{CC}	External RF signal frequency		13.553	13.56	13.567	MHz
H_ISO	Operating field		150	_	5000	mA/m
MI_Carrier (10%) 10% Carrier Modulation Index MI = (a - b) / (a + b)		150 mA/m < H_ISO < 1000 mA/m	10	-	30	%
		H_ISO > 1000 mA/m	15	-	30	%
t _{1:10%}	10% Fall and Low Time	t1 = t2	6.0	-	9.44	μs
t _{2:10%}	10% Minimum Low Time	t1 = 9.44 μs	4.5	_	t1	μs
t _{3:10%}	10% Rise Time	t1 = 9.44 μs	0	_	4.5	μs
MI_Carrier (100%)	100% Carrier Modulation Index	MI = (a - b) / (a + b)	95	_	100	%
t _{1:100%}	100% Fall and Low Time	t1 = t2	6.0	_	9.44	μs
t _{2:100%}	100% Minimum Pulse Width Low Time	t1 = 9.44 μs	2.1	_	t1	μs
t _{3:100%}	100% Rise Time	t1 = 9.44 μs	0	_	3	μs
t _{4:100%}	100% Rise Time to 60% of Amplitude		0	_	0.8	μs
t _{MIN C-D}	Minimum delay from Carrier generation to first Data	150 mA/m < H_ISO < 1000 mA/m	-	-	1	ms
		H_ISO > 1000 mA/m	-	_	2	ms
f _{SH}	Subcarrier Frequency High	fCC/32	_	423.75	-	kHz
f _{SL}	Subcarrier Frequency Low	fCC/28	-	484.28	-	kHz
t _{RESP}	N24RF16E Tag Response Time	4352/FS	318.4	320.9	323.5	μs
t _{WRF}	RF Write Time (with internal Verify)	78080/FS	5.753	5.758	5.763	ms
C _{TUN}	Internal Tuning Capacitor (TSSOP-8) (Note 10)	f = 13.56 MHz; Van1 - Van2 = 1 Vp-p	-	26	-	pF
V _{MAX-1}	RF Input Voltage between AN1 and AN2 (peak to peak), $V_{\rm SS}$ pad floating (Note 10)		-	-	22	V
V _{MAX-2}	AC voltage on AN1 or AN2 with respect to GND (Note 10)		-1	-	11	V
V _{MIN-1}	V _{MIN-1} RF Input Voltage between AN1 and AN2 (peak to peak), VSS pad floating (Note 10)		-	4	-	V
V _{MIN-2}	AC voltage on AN1 or AN2 with respect to GND (Note 10)		-	2.1	-	V
V _{BACK}	Backscattered Level (ISO Test)	ISO10373-7	10	-	-	mV
T _{RF-OFF}	RF Off Time	Chip reset	2	_	-	ms

^{8.} Characterized only.

9. All measurements performed on an antenna with the following characteristics:

• External size: 72 mm x 42 mm

• Number of turns: 7

 $[\]cdot$ Antenna is printed on the PCB plated with 35 μm of Cooper \cdot Track width: 0.8 mm \cdot Space: 0.5 mm

[·] Coil: 5 µH

^{10.} Characterized at room temperature only.




Figure 2. 100% Modulation Waveform




Figure 3. 10% Modulation Waveform

Power-On Reset (POR)

The N24RF16E incorporates Power–On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The N24RF16E will power up into Standby mode after V_{CC} exceeds the POR trigger level and will power down into Reset mode when V_{CC} drops below the

POR trigger level. This bi-directional POR behavior protects the device against 'brown-out' failure following a temporary loss of power.

Pin Description

- *SCL*: The Serial Clock input pin accepts the clock signal generated by the Master
- SDA: The Serial Data I/O pin accepts input data and delivers output data. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL

- AN1, AN2: These inputs are used to connect the device to an external antenna. The coil is used to power and access the device through the ISO 15693 and ISO 18000-3 mode 1 RF protocols
- RF WIP/BUSY: This configurable output signal is used either to indicate that the N24RF16E is executing an internal write cycle from the RF channel or that an RF command is in progress. RF WIP and signals are available only when the N24RF16E is powered by the Vcc pin. It is an open drain output and a pull-up resistor must be connected from RF WIP/BUSY to Vcc
- V_{OUT}: This analog output pin is used to deliver the analog voltage Vout available when the Energy harvesting mode is enabled and the RF field strength is sufficient. When the Energy harvesting mode is disabled or the RF field

strength is not sufficient, the energy harvesting analog voltage output Vout is in High-Z state

Functional Description

The N24RF16E is a dual interface RFID/NFC tag with 16 Kb EEPROM.

The device follows the ISO 15693 and ISO 18000–3 mode 1 standard for the radio frequency power and signal interface via the 13.56 MHz carrier. When connected to an antenna coil, no external power supply is required, as the operating power is derived from the RF energy The communication from the RF Reader to the N24RF16E tag takes place using the ASK modulation with a 1.65 Kb/s data rate using the 1/256 pulse coding or a data rate of 26.48 Kb/s using the 1/4 pulse coding. The communication from the EEPROM tag to the RF reader takes place via load modulation using Manchester coding with 423 kHz and 484 kHz subcarrier frequencies at 6.62 Kb/s or 26.48 Kb/s data rate. The device supports also the 53 Kb/s fast mode.

The N24RF16E supports the Inter–Integrated Circuit (I^2C) Bus protocol. The protocol relies on the use of a Master device, which provides the clock and directs bus traffic and Slave devices which execute requests. The N24RF16E operates as a Slave device with a 4–bit device identifier code (1010b) according to the I^2C standard definition.

Memory Organization

In the RF mode, the user memory area is organized into 16 sectors of 32 blocks each for a total of 512 blocks x 32 bits. The memory access from the I²C interface is organized as 2048 x 8 bits, divided into 16 sectors of 128 bytes each. The user and system memory organization is shown in Figure 4. Each memory sector can be individually read and/or write protected using a specific password. The N24RF16E provides four 32-bit blocks to store three RF password and one I²C password codes.

In RF mode, the read and write access is done by 32-bit block. Read and Write access is controlled by a Sector Security Status (SSS) byte which includes 5 significant bits: Sector Lock bit, two Read / Write protection bits and two Password Control Bits.

In I^2C mode, a sector has 128 bytes that can be individually accessed for Read and Write. Each sector can be protected against write operations using the I^2C -Write Lock bit from the 16-bit block area.

The N24RF16E features a 64-bit block to store the 64-bit Unique Identifier (UID) per the ISO 15963 requirements. The UID value is written by ON Semiconductor during manufacturing and it is used during the anti-collision sequence.

The system memory area also includes the application family identifier (AFI) and a data storage family identifier (DSFID) used in the anti-collision algorithm.

The access to the user memory area requires the A2 bit from the Slave address byte (Figure 6) set to "0". All system memory blocks (Table 8) are accessed with A2 bit set to "1"

Unique Identifier

The N24RF is programed at the factory with a 64-bit unique identifier. The UID conforms to ISO 15693 / ISO 18000 and is read-only. The UID is comprised of:

- Eight MSBs with a value of 0xE0
- IC manufacturer code for ON Semiconductor 0x67
- Unique 48 bit serial number

	MSB					
	63	56	55	48	47	0
Ι	0xE0		0x	67	Unique serial	number

Table 8. SYSTEM MEMORY

I ² C Byte	Address	Bits [31:24] Bits [23:16]		Bits [15:8]	Bits [7:0]		
A2=1	0	SSS 3 (00h)	SSS 3 (00h) SSS 2 (00h)		SSS 0 (00h)		
A2=1	4	SSS 7 (00h)	SSS 6 (00h)	SSS 5 (00h)	SSS 4 (00h)		
A2=1	8	SSS 11 (00h)	SSS 10 (00h)	SSS 9 (00h)	SSS 8 (00h)		
A2=1	12	SSS 15 (00h)	SSS 14 (00h)	SSS 13 (00h)	SSS 12 (00h)		
A2=1	2048	-	-	I ² C Write Lock [15:8] (00h)	I ² C Write Lock [7:0] (00h)		
A2=1	2304		I ² C password (0000 0000h)				
A2=1	2308		RF password 1 (0000 0000h)				
A2=1	2312		RF password 2 (0000 0000h)				
A2=1	2316		RF password 3	3 (0000 0000h)			
A2=1	2320	DSFID (FFh)	AFI (00h)	ON reserved	Configuration byte (F4h)		
A2=1	2324	UID	UID	UID	UID		
A2=1	2328	UID (E0h) UID (67h) UID		UID	UID		
A2=1	2332	Mem Size (03 01FFh)			IC Ref (4Eh)		
A2=1	2336			Control Register			

Sector	Area				
0	1 Kbit EEPROM Sector				
1	1 Kbit EEPROM Sector				
2	1 Kbit EEPROM Sector				
3	1 Kbit EEPROM Sector				
12	1 Kbit EEPROM Sector				
13	1 Kbit EEPROM Sector				
14	1 Kbit EEPROM Sector				
15	1 Kbit EEPROM Sector				
System	I ² C Password				
System	RF Password 1				
System	RF Password 2				
System	RF Password 3				
System	8-bit DSFID				
System	8-bit AFI				
System	64-bit UID				
System	16-bit I ² C Write Lock bits				
System	80-bit SSS				

Figure 4. Memory Organization

Sector Security Status

The five Sector Security Status bits are organized as follows (Table 9):

Table 9. SECTOR SECURITY STATUS BITS

b4	b3	b2	b1	b0
Password	control bits	Read/ Protect		Sector Lock

The Sector Lock bit enables (1) or disables (0) the sector protection. The read/write protection bits (Table 10) determine whether reading and/or writing the sector is permitted. The password control bits (Table 11) determine whether and which password protects the sector.

Table 10. READ/WRITE PROTECTION BITS

Sector Lock (b0)	b2, b1	When Pa	Access assword ented	Sector Access When Password Not Presented			
0	xx	Read	Write	Read	Write		
1	00	Read	Write	Read	No Write		
1	01	Read	Write	Read	Write		
1	10	Read	Write	No Read	No Write		
1	11	Read	No Write	No Read	No Write		

Table 11. PASSWORD CONTROL BITS

b4, b3	Password
00	Sector not protected by password
01	Sector protected by Password 1
10	Sector protected by Password 2
11	Sector protected by Password 3

I²C Bus Protocol

The 2-wire I²C bus consists of two lines, SCL and SDA, connected to the V_{CC} supply via pull-up resistors. The Master provides the clock to the SCL line, and either the Master or the Slaves drive the SDA line. A '0' is transmitted by pulling a line LOW and a '1' by letting it stay HIGH. Data transfer may be initiated only when the bus is not busy (see AC Characteristics). During data transfer, SDA must remain stable while SCL is HIGH.

START/STOP Condition

An SDA transition while SCL is HIGH creates a START or STOP condition (Figure 5). The START consists of a HIGH to LOW SDA transition, while SCL is HIGH. Absent the START, a Slave will not respond to the Master. The STOP completes all commands, and consists of a LOW to HIGH SDA transition, while SCL is HIGH.

Device Addressing

The Master addresses a Slave by creating a START condition and then broadcasting an 8-bit Slave address. For the N24RF64, the first four bits of the Slave address are set to 1010. The A2 bit is used to control the access to the user or system memory area. The next 2 bits are set to 11. The R/\overline{W} bit tells the Slave whether the Master intends to read (1) or write (0) data (Figure 6).

Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9th clock cycle (Figure 7). The Slave will also acknowledge all address bytes and every data byte presented in Write mode if the addressed location is not write protected. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9th clock cycle. As long as the Master acknowledges the data, the Slave will continue transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by issuing a STOP condition. Bus timing is illustrated in Figure 8.




Figure 5. START/STOP Conditions

				DEVIC		DRESS	
1	0	1	0	A2	1	1	R/W

NOTE: A2 bit is used to control the memory addressing: A2=0: User memory area; A2=1: System memory area

Figure 6. Slave Address Bits




Figure 7. Acknowledge Timing




Figure 8. Bus Timing

WRITE OPERATIONS

Byte Write

To write data to memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/\overline{W} bit set to '0'. The Master then sends two address bytes and a data byte and concludes the session by creating a STOP condition on the bus. The Slave responds with ACK after every byte sent by the Master (Figure 9). The STOP starts the internal Write cycle, and while this operation is in progress (t_{WR}), the SDA output is tri–stated and the Slave does not acknowledge the Master (Figure 10).

Page Write

The Byte Write operation can be expanded to Page Write, by sending more than one data byte to the Slave before issuing the STOP condition (Figure 11). Up to 4 distinct data bytes can be loaded into the internal Page Write Buffer starting at the address provided by the Master. The page address is latched, and as long as the Master keeps sending

data, the internal byte address is incremented up to the end of page, where it then wraps around (within the page). New data can therefore replace data loaded earlier. Following the STOP, data loaded during the Page Write session will be written to memory in a single internal Write cycle (t_{WR}).

Acknowledge Polling

As soon (and as long) as internal Write is in progress, the Slave will not acknowledge the Master. This feature enables the Master to immediately follow–up with a new Read or Write request, rather than wait for the maximum specified Write time (t_{WR}) to elapse. Upon receiving a NoACK response from the Slave, the Master simply repeats the request until the Slave responds with ACK.

The remainder of the instruction is identical to a normal Page Write.

Delivery State

The N24RF16E is shipped erased, i.e., all bytes from user memory area are FFh.




Figure 10. Write Cycle Timing




Figure 11. Page Write Sequence

READ OPERATIONS

Immediate Read

To read data from memory, the Master creates a START condition on the bus and then broadcasts a Slave address with the R/\overline{W} bit set to '1'. The Slave responds with ACK and starts shifting out data residing at the current address. After receiving the data, the Master responds with NoACK and terminates the session by creating a STOP condition on the bus (Figure 12). The Slave then returns to Standby mode.

Selective Read

To read data residing at a specific address, the selected address must first be loaded into the internal address register. This is done by starting a Byte Write sequence, whereby the Master creates a START condition, then broadcasts a Slave address with the R/\overline{W} bit set to '0' and then sends two address bytes to the Slave. Rather than completing the Byte Write sequence by sending data, the Master then creates a START condition and broadcasts a Slave address with the R/\overline{W} bit set to '1'. The Slave responds with ACK after every byte sent by the Master and then sends out data residing at the selected address. After receiving the data, the Master responds with NoACK and then terminates the session by creating a STOP condition on the bus (Figure 13).

Sequential Read

If, after receiving data sent by the Slave, the Master responds with ACK, then the Slave will continue transmitting until the Master responds with NoACK followed by STOP (Figure 14). During Sequential Read the internal byte address is automatically incremented up to the end of memory, where it then wraps around to the beginning of memory.

I²C SECURITY

In the I²C mode it is possible to protect each memory sector from user area against write operations. The sector write access is controlled using the 16-bit I²C_Write_Lock bit area and the 32-bit I²C password. There are two commands to control the I²C password: I²C Present Password and I²C Write Password.

I²C Present Password

The I²C Present Password command is used to modify the write access rights of the sectors protected by the I²C Write–Lock bits, including the password itself. N24RF16E will allow this only if the correct password is presented, via I²C bus. If the password is correct, the access rights remain activated until a new I²C Present Password command is received, or the device is powered off.

Following a Start condition, the master sends a write instruction with the slave address with the Read/Write bit

equal to 0 and the A2 bit equal to 1 (system memory). The device acknowledges this and expects two I²C password address bytes, 09h and 00h. The device responds to each address byte with an ACK. The device then expects the 4 password data bytes, the validation code, 09h, and a resend of the 4 password data bytes. The most significant byte of the password is sent first, followed by the least significant bytes.

The 32-bit password must be sent twice to prevent any data corruption during the sequence. If the two 32-bit passwords sent are not exactly the same, the command will not be accepted.

When the bus master generates a Stop condition immediately after the Ack bit, an internal delay equivalent to the write cycle time is triggered. A Stop condition at any other time does not trigger the internal delay. During that delay, the N24RF16E compares the 32 received data bits with the 32 bits of the stored I²C password.

If the values match, the write access rights to all protected sectors are modified after the internal delay. If the values do not match, the protected sectors remains protected.

During the internal delay, the SDA output is tri-stated and the Slave does not acknowledge the Master.

I²C Write Password

The I²C Write Password command is used to overwrite the 32-bit I²C password block. This command is used in I²C mode to update the I²C password value. It cannot be used to modify any of the RF passwords. After the write cycle, the new I²C password value is automatically activated. The I²C password value can only be modified after issuing a valid I²C Present Password command.

Following a Start condition, the master sends a write instruction with the slave address with the Read/Write bit equal to 0 and the A2 bit equal to 1 (system memory). The device acknowledges this and expects two I²C password address bytes, 09h and 00h. The device responds to each address byte with an ACK. The device then expects the 4 password data bytes, the validation code, 07h, and a resend of the 4 password data bytes. The most significant byte of the password is sent first, followed by the least significant bytes. N24RF16E is shipped with the default I²C password 000000000h. By default, the password is activated.

The 32-bit password must be sent twice to prevent any data corruption during the sequence. If the two 32-bit passwords sent are not exactly the same, the command will not be accepted.

When the bus master generates a Stop condition immediately after the Ack bit, the internal write cycle is triggered. A Stop condition at any other time does not trigger the internal write cycle.

During the internal write cycle, the SDA output is tri-stated and the Slave does not acknowledge the Master.




Figure 12. Immediate Read Sequence and Timing




Figure 13. Selective Read Sequence




Figure 14. Sequential Read Sequence

Configuration Byte

The configuration byte, as shown in Table 12, contains 8-bit non-volatile.


Table 12. CONFIGURATION BYTE


I ² C byte	Address	7	6	5	4	3	2	1	0
A2=1	2320	Х	х	Х	х	RF WIP/BUSY	EH_mode	EH_cfg1	EH_cfg1


NOTE: bit 4- bit 7 = don't care bits

The EH_cfg0 and EH_cfg1 (Energy Harvesting configuration) bits determine the limit of the current consumption on the V_{OUT} pin. They are set/reset in RF mode by using the WriteEHCfg command.

The typical characteristics of the V_{OUT} vs. I_{Load} for each configuration are shown in Figure 15.










Figure 15. VOUT vs. ILOAD

The EH_mode (Energy Harvesting mode) bit determine the value of the EH_enable bit from the control register after power-up (Table 14). This is set/reset in RF mode by using the WriteEHCfg command.

The RF WIP/BUSY bit is used to configure the RF WIP/BUSY output. When set to 0, the RF WIP/BUSY output is configured in the RF busy mode and the RF WIP/BUSY output is tied to 0 from the SOF until to the end of the RF command. When set to 1, the RF WIP/BUSY output is configured in the RF write in progress mode and the

RF WIP/BUSY output is tied to 0 during an internal write cycle. During an I²C write operation the RF WIP/BUSY output is in High–Z state. This is set/reset in the RF mode by using the WriteDOCfg command.

In the I^2C mode, the configuration byte can be read and write by using an I^2C instruction.

Control Register

The control register, as shown in Table 13, contains 8-bit volatile.

Table 13. CONTROL REGISTER

I ² C by	e Address	7	6	5	4	3	2	1	0
A2=1	2336	WTL	0	0	0	0	0	FIELD_ON	EH_enable

NOTE: bit 1- bit 7 = read-only bits

The EH_enable (Energy Harvesting enable) bit is set/reset by using the SetRstEHEn command in the RF mode or by using a write instruction in the I²C mode. When set to 1, the Energy Harvesting mode is enabling and when set to 0, the Energy Harvesting mode is disabling. After power–up, this

bit is updated according to the value of the EH_mode bit from Configuration byte (Table 12).

The FIELD_ON bit indicates if the RF field is strong enough to execute RF commands. When the FIELD_ON is 1 the N24RF16E is able to execute RF commands and when

the FIELD_ON is 0 the N24RF16E is not able to execute RF commands.

The WTL (Write Time Latch) bit indicates whether the device has performed a write operation. This bit is automatically reset to 0 at the beginning of each internal

write cycle and set to 1 at the end of the internal write cycle. This bit is read—only and reset to 0 after power—up.

In the I²C mode the control register can be read and write by using an I²C instruction.

Table 14. EH_enable BIT AFTER POWER-UP

EH_mode	EH_enable after Power–up	Energy Harvesting after Power-up
0	1	enabled
1	0	disabled

RF MODE OPERATION

The communication protocol between the RF Reader and the N24RF16E tag is based on the RTF technique (Reader Talks First):

- Activation of the N24RF16E memory tag by the electromagnetic field of the RF Reader
- Transmission of a command / request by the RF Reader
- Transmission of a response by the memory tag

The memory tag operates continuously under the electromagnetic field (H) generated by the RF Reader. The transmission of data and power is based on inductive coupling using the carrier frequency ($f_{\rm C}$) as 13.56 MHz ± 7 kHz per ISO 15693 standard.

Each request from the Reader and each response from the N24RF16E tag are organized in a frame, delimited by a start of frame (SOF) and an end of frame (EOF).

Communication from RF Reader to N24RF16E Tag

The communication between the RF Reader and memory tag uses the ASK (Amplitude Shift Keying) modulation. The received signal is demodulated by the ASK demodulator of the memory tag. The N24RF16E supports both 100% and 10% modulation index. The Reader selects which index is used. Figure 2 shows the 100% ASK modulation waveform.

The data transmission uses pulse position coding described in the ISO 15693: 1 out of 256 data coding with a resulting data rate of 1.65 Kb/s or 1 out of 4 data coding with a data rate of 26.48 Kb/s.

The request from RF Reader to the memory tag consists of: a request SOF, flags, command code, parameters, data, 2-byte CRC, a request EOF. The SOF defines the data coding mode that will be used by the RF Reader for the following command. Figure 16 shows a SOF to select 1 out of 256 data coding and Figure 17 illustrates the SOF to select 1 out of 4.




Figure 17. Request SOF for 1 Out of 4 Data Coding

Communication from N24RF64 Tag to RF Reader

The communication between the N24RF16E memory tag and the RF reader uses the load modulation with Manchester data coding. Via the inductive coupling, the carrier is loaded to generate a subcarrier with fs frequency. The device supports the one–subcarrier with 423.75 kHz (fc/32) frequency and two–subcarrier response with 423.75 kHz (fc/32) and 484.28 kHz (fc/28) frequencies. The one–subcarrier or two–subcarrier response format is selected by the RF Reader.

The N24RF16E responds using the low or high data rate for standard commands. The fast commands use a data rate multiplied by two. The data rate is selected by the RF Reader through the protocol header. Table 15 shows the data rates

supported by the memory tag using one carrier and two carriers format.

Table 15. TAG RESPONSE DATA RATES

Command Type	Data Rate	One- Subcarrier	Two- Subcarrier
Standard Commands	Low	6.62 Kb/s (fc/2048)	6.67 Kb/s (fc/2032)
Fast Commands	Low	13.24 Kb/s (fc/1024)	N/A
Standard Commands	High	26.48 Kb/s (fc/512)	26.69 Kb/s (fc/508)
Fast Commands	High	52.97 Kb/s (fc/256)	N/A

The N24RF64 supports the following commands in RF mode:

Table 16. RF COMMAND DESCRIPTION

Nr	Command Name	Command Description
1	Inventory	Perform the anticollision sequence
2	Stay quiet	Set the N24RF16E in the quiet state
3	Read single block	Read the requeted block
4	Write single block	Write the requested block if it is not locked
5	Read multiple blocks	Read the requested blocks
6	Select	Set the N24RF16E in the selected state
7	Reset to ready	Set the N24RF16E in the ready state
8	Write AFI	Write the AFI register
9	Lock AFI	Lock the AFI register
10	Write DSFID	Write the DSFID register
11	Lock DSFID	Lock the DSFID register.
12	Get system information	Read the system information value
13	Get multiple block security status	Read the sector security status of the requested blocks
14	Write sector password	Write the selected password
15	Lock sector	Write the sector security status bits of the requested sector
16	Present sector password	Allows the user to present a password to unprotect the sectors or to change the password
17	Fast read single block	Read the requested block
18	Fast inventory initiated	Perform the anticollision sequence if the internal initiate flag is set
19	Fast initiate	Set the internal initiate flag
20	Fast read multiple blocks	Read the requested blocks
21	Inventory initiated	Perform the anticollision sequence if the internal initiate flag is set
22	Initiate	Set the internal initiate flag
23	ReadCfg	Read the Configuration byte
24	WriteEHCfg	Write the energy harvesting configuration bits into the Configuration byte
25	SetRstEHEn	Write the EH_enable bit into the Control register
26	CheckEHEn	Read the Control register
27	WriteDOCfg	Write the RF WIP/BUSY bit into the Configuration byte

Table 17. RF COMMAND FORMAT

Nr. Crt.	Function	SOF	Flags	Command	IC Mfg. Code	UID	Optional AFI	Number	Data	CRC16	EOF
1	Inventory	х	8 bits	01h	-	-	8 bits	8 bits (Note 12)	0 to 8 bytes (Note 15)	16 bits	х
2	Stay quiet	х	8 bits	02h	-	8 bytes	=	=	-	16 bits	х
3	Read single block	х	8 bits	20h	-	8 bytes (Note 11)	-	16 bits (Note 13)	-	16 bits	х
4	Write single block	х	8 bits	21H	-	8 bytes (Note 11)	-	16 bits (Note 13)	32 bits	16 bits	х
5	Read multiple blocks	х	8 bits	23H	-	8 bytes (Note 11)	-	16 bits (Note 13)	8 bits (Note 16)	16 bits	х
6	Select	Х	8 bits	25h	_	8 bytes	-	_	_	16 bits	х

Table 17. RF COMMAND FORMAT (continued)

Nr. Crt.	Function	SOF	Flags	Command	IC Mfg. Code	UID	Optional AFI	Number	Data	CRC16	EOF
7	Reset to ready	х	8 bits	26h	-	8 bytes (Note 11)	-	-	-	16 bits	х
8	Write AFI	х	8 bits	27h	-	8 bytes (Note 11)	-	-	8 bits	16 bits	х
9	Lock AFI	х	8 bits	28h	-	8 bytes (Note 11)	-	-	-	16 bits	х
10	Write DSFID	х	8 bits	29h	-	8 bytes (Note 11)	-	-	8 bits	16 bits	х
11	Lock DSFID	х	8 bits	2Ah	-	8 bytes (Note 11)	-	-	-	16 bits	х
12	GET system information	х	8 bits	2Bh	-	8 bytes (Note 11)	-	-	-	16 bits	х
13	Get multiple block security status	х	8 bits	2Ch	-	8 bytes (Note 11)	-	16 bits (Note 13)	16 bits (Note 16)	16 bits	х
14	Write sector password	х	8 bits	B1h	67h	8 bytes (Note 11)	-	8 bits (Note 14)	32 bits	16 bits	х
15	Lock sector	х	8 bits	B2h	67h	8 bytes (Note 11)	-	16 bits (Note 13)	8 bits	16 bits	х
16	Present sector password	х	8 bits	B3h	67h	8 bytes (Note 11)	-	8 bits (Note 14)	32 bits	16 bits	х
17	Fast read single block	х	8 bits	C0h	67h	8 bytes (Note 11)	-	16 bits (Note 13)	-	16 bits	х
18	Fast inventory initiated	х	8 bits	C1h	67h	-	8 bits	8 bits (Note 12)	0 to 8 bytes (Note 15)	16 bits	х
19	Fast initiate	х	8 bits	C2h	67h	-	-	-	-	16 bits	х
20	Fast read multiple blocks	х	8 bits	C3h	67h	8 bytes (Note 11)	-	16 bits (Note 13)	8 bits (Note 16)	16 bits	х
21	Inventory initiated	x	8 bits	D1h	67h	-	8 bits	8 bits (Note 12)	0 to 8 bytes (Note 15)	16 bits	х
22	Initiate	Х	8 bits	D2h	67h	-	-	-	_	16 bits	х
23	ReadCfg	х	8 bits	A0h	67h	8 bytes (Note 11)	-	-	-	16 bits	х
24	WriteEHCfg	х	8 bits	A1h	67h	8 bytes (Note 11)	-	-	8 bits	16 bits	х
25	SetRstEHEn	х	8 bits	A2h	67h	8 bytes (Note 11)	-	-	8 bits	16 bits	х
26	CheckEHEn	х	8 bits	A3h	67h	8 bytes (Note 11)	-	-	-	16 bits	х
27	WriteDoCfg	х	8 bits	A4h	67h	8 bytes (Note 11)	-	-	8 bits	16 bits	х

^{11.} UID optional.
12. Mask length.
13. Block number/First block number.
14. Password number.
15. Mask value.

^{16.} Number of blocks.

Table 18. INSTRUCTION RESPONSE FORMAT (No Error)

Inventory X O0h DSFID 8 bytes		Mem Siz			IC Ref		Data	CRC16	EOF
3 Read single x Doh SSS -		-	-	_	-		-	16 bits	х
Block		-	-	_	-		-	-	-
Block SSS Read multiple SSS Note 17, 18 SSS Note 17, 18 SSS Note 17, 18 SSS Note 17, 18 SSS Note 17, 18 SSS Note 18 SSS Note 18, Note No		-	-	_	_		32 bits	16 bits	х
Blocks		-	_	_	_		-	16 bits	х
Reset to ready		-	-	_	-			16 bits	х
8		_	_	_	-		_	16 bits	х
9		_	_	_	-		_	16 bits	х
10 Write DSFID		_	_	_	-		_	16 bits	х
11		_	_	_	-		_	16 bits	х
12		-	_	_	-		_	16 bits	х
Information - FL_PE = 0		-	-	_	-		_	16 bits	х
Information		_	_	_	8bits		_	16 bits	х
block security status	24	24 b	24 b	bits	8bits		-	16 bits	х
Description		-	-	-	_		-	16 bits	х
16 Present sector password x 00h - </td <td></td> <td>-</td> <td>-</td> <td>_</td> <td>-</td> <td></td> <td>-</td> <td>16 bits</td> <td>х</td>		-	-	_	-		-	16 bits	х
Password Past read Past		-	_	_	-		-	16 bits	х
single block (Note 17) Second or control of the possibility (Note 17) Second or control of the possibility (Note 17) Second or control of the possibility Second or control of t		-	-	-	-		-	16 bits	х
Initiated		-	-	_	-		32 bits	16 bits	х
20 Fast read x 00h SSS - - - - 32 bits (Note 18)		-	-	_	-		-	16 bits	х
multiple blocks (Note 17, 18) (Note 18) 21 Inventory initiated x 00h DSFID 8 bytes -		-	-	_	-		-	16 bits	х
initiated bytes 22 Initiate x 00h DSFID 8 bytes		-	-	_	-			16 bits	х
bytes		-	-	-	-		-	16 bits	х
23 ReadCfg x 00h 8 bits		_	_		_		-	16 bits	Х
		_			_		8 bits	16 bits	х
24 WriteEHCfg x 00h		-	-	_	-	\top	_	16 bits	х
25 SetRstEHEn x 00h		-	_	-	-		_	16 bits	х
26 CheckEHEn x 00h 8 bits		-	_	-	-		8 bits	16 bits	х
27 WriteDoCfg x 00h		_	_	-	-		_	16 bits	х

^{17.} SSS optional (FL_OPT = 1). 18. Repeated as needed.

Table 19. INSTRUCTION RESPONSE FORMAT (Error Flag = 1)

Nr. Crt.	Function	SOF	Flags Response	Error Code	CRC16	EOF
1	Inventory	-	-	-	-	-
2	Stay quiet	-	-	-	-	-
3	Read single block	х	01h	8 bits	16 bits	Х
4	Write single block	х	01h	8 bits	16 bits	Х
5	Read multiple block	Х	01h	8 bits	16 bits	Х
6	Select	х	01h	8 bits	16 bits	Х
7	Reset to ready	Х	01h	8 bits	16 bits	х
8	Write AFI	Х	01h	8 bits	16 bits	х
9	Lock AFI	х	01h	8 bits	16 bits	х
10	Write DSFID	х	01h	8 bits	16 bits	х
11	Lock DSFID	х	01h	8 bits	16 bits	х
12	Get system information	Х	01h	8 bits	16 bits	х
13	Get multiple block security status	Х	01h	8 bits	16 bits	х
14	Write sector password	Х	01h	8 bits	16 bits	х
15	Lock sector	Х	01h	8 bits	16 bits	х
16	Present sector password	Х	01h	8 bits	16 bits	х
17	Fast read single block	х	01h	8 bits	16 bits	Х
18	Fast inventory initiated	-	-	-	-	-
19	Fast initiate	_	-	-	-	-
20	Fast read multiple blocks	х	01h	8 bits	16 bits	х
21	Inventory initiated	-	-	-	-	-
22	Initiate	-	-	-	-	-
23	ReadCfg	х	01h	8 bits	16 bits	Х
24	WriteEHCfg	х	01h	8 bits	16 bits	х
25	SetRstEHEn	х	01h	8 bits	16 bits	х
26	CheckEHEn	х	01h	8 bits	16 bits	х
27	WriteDoCfg	Х	01h	8 bits	16 bits	Х

Table 20. RESPONSE ERROR CODE

		Error Code								
Nr. Crt.	Function	02h	03h	0Fh	10h	11h	12h	13h	14h	15h
1	Inventory	-	_	_	-	-	_	_	-	-
2	Stay quiet	-	_	_	-	-	_	_	-	-
3	Read single block	-	х	-	х	-	-	-	-	х
4	Write single block	-	х	_	х	-	х	х	-	_
5	Read multiple blocks	-	х	х	х	-	_	_	-	х
6	Select	-	х	_	-	-	_	_	-	_
7	Reset to ready	-	х	-	-	-	_	-	-	_
8	Write AFI	-	х	-	-	-	х	х	-	_
9	Lock AFI	-	х	-	-	х	-	-	х	-
10	Write DSFID	_	x	-	-	-	×	х	-	_
11	Lock DSFID	_	x	-	-	х	_	-	х	_
12	Get system information	_	x	-	-	-	_	-	-	_
13	Get multiple block security status	_	х	х	х	-	-	-	-	-
14	Write sector password	х	х	_	х	-	х	х	-	-
15	Lock sector	х	х	_	х	х	_	_	х	_
16	Present sector password	х	х	х	х	-	_	_	-	_
17	Fast read single block	х	х	_	х	-	_	_	-	х
18	Fast inventory initiated	-	_	_	-	-	_	_	-	-
19	Fast initiate	-	_	_	-	-	_	_	-	-
20	Fast read multiple blocks	х	х	х	х	-	_	-	-	х
21	Inventory initiated	-	_	-	-	-	_	-	-	-
22	Initiate	-	_	-	-	-	_	-	-	-
23	ReadCfg	х	х	_	-	-	_	_	-	-
24	WriteEHCfg	х	х	_	-	-	_	х	-	-
25	SetRstEHEn	х	х	_	-	-	_	-	-	_
26	CheckEHEn	Х	х	_	-	-	_		-	-
27	WriteDoCfg	х	х	_	-	-	_	х	-	_

Table 21. ERROR CODE

Error Code	Meaning
02h	The command is not recognized
03h	The option is not supported
0Fh	Error with no information given
10h	The specified block is not available (doesn't exist)
11h	The specified block is already locked and thus cannot be locked again
12h	The specified block is locked and its content cannot be changed
13h	The specified block was not successfully programmed
14h	The specified block was not successfully locked
15h	The specified block is read-protected

Table 22. REQUEST FLAGS

		Bit 7	Bit 6	Bi	t 5	Bi	t 4	Bit 3	Bit 2	Bit 1	Bit 0
Nr. Crt.	Function	RFU	Option Flag	Address Flag	Nb_Slots Flag	Select Flag	AFI Flag	Protocol Extension Flag	Inventory Flag	Data Rate Flag	Sub – Carrier Flag
1	Inventory	0	0	-	0/1	_	0/1	0	1	0/1	0/1
2	Stay quiet	0	0	1	_	0	_	0	0	0/1	0/1
3	Read single block	0	0/1	0/1	_	0/1	_	1	0	0/1	0/1
4	Write single block	0	0/1	0/1	_	0/1	_	1	0	0/1	0/1
5	Read multiple blocks	0	0/1	0/1	-	0/1	_	1	0	0/1	0/1
6	Select	0	0	1	-	0	_	0	0	0/1	0/1
7	Reset to ready	0	0	0/1	_	0/1	_	0	0	0/1	0/1
8	Write AFI	0	0/1	0/1	_	0/1	_	0	0	0/1	0/1
9	Lock AFI	0	0/1	0/1	_	0/1	_	0	0	0/1	0/1
10	Write DSFID	0	0/1	0/1	_	0/1	_	0	0	0/1	0/1
11	Lock DSFID	0	0/1	0/1	_	0/1	_	0	0	0/1	0/1
12	Get system information	0	0	0/1	-	0/1	-	0/1	0	0/1	0/1
13	Get multiple block security status	0	0	0/1	-	0/1	_	1	0	0/1	0/1
14	Write sector password	0	0/1	0/1	-	0/1	-	0	0	0/1	0/1
15	Lock sector	0	0/1	0/1	_	0/1	_	1	0	0/1	0/1
16	Present sector password	0	0	0/1	-	0/1	-	0	0	0/1	0/1
17	Fast read single block	0	0/1	0/1	-	0/1	-	1	0	0/1	0
18	Fast inventory initiated	0	0	_	0/1	_	0/1	0	1	0/1	0
19	Fast initiate	0	0	0	_	0	_	0	0	0/1	0
20	Fast read multiple blocks	0	0/1	0/1	-	0/1	-	1	0	0/1	0
21	Inventory ilnitiated	0	0	_	0/1	_	0/1	0	1	0/1	0/1
22	Initiate	0	0	0	-	0	_	0	0	0/1	0/1
23	ReadCfg	0	0	0/1	-	0/1	-	0	0	0/1	0/1
24	WriteEHCfg	0	0/1	0/1	-	0/1	_	0	0	0/1	0/1
25	SetRstEHEn	0	0	0/1	-	0/1	_	0	0	0/1	0/1
26	CheckEHEn	0	0	0/1	-	0/1	-	0	0	0/1	0/1
27	WriteDoCfg	0	0/1	0/1	_	0/1	_	0	0	0/1	0/1

ORDERING INFORMATION

Device Order Number	Specific Device Marking	Package Type	Temperature Range	Lead Finish	Shipping [†]
N24RF16EDWPT3G	RF16EH	SOIC-8 (Pb-Free)	-40°C to 105°C	NiPdAu	3000 / Tape & Reel
N24RF16EDTPT3G	16EH	TSSOP-8 (Pb-Free)	-40°C to 105°C	NiPdAu	3000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


ON Semiconductor is licensed by the Philips Corporation to carry the I^2C bus protocol.

^{19.}All packages are RoHS-compliant (Pb-Free, Halogen-free). 20.Contact factory for availability.




SOIC-8, 150 mils CASE 751BD ISSUE O

DATE 19 DEC 2008




SYMBOL	MIN	NOM	MAX
Α	1.35		1.75
A1	0.10		0.25
b	0.33		0.51
С	0.19		0.25
D	4.80		5.00
Е	5.80		6.20
E1	3.80		4.00
е		1.27 BSC	
h	0.25		0.50
L	0.40		1.27
θ	0°		8°

TOP VIEW







END VIEW

- (1) All dimensions are in millimeters. Angles in degrees.
- (2) Complies with JEDEC MS-012.

DOCUMENT NUMBER:	98AON34272E	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	SOIC 8, 150 MILS		PAGE 1 OF 1		

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

В NOTE 7





NDTES 5 & 6

E1

Δ2

PIN 1

REFERENCE

8X

TSSOP8, 4.4x3.0, 0.65P CASE 948AL **ISSUE A**

DATE 20 MAY 2022

NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5, 2009..

 CONTROLLING DIMENSION: MILLIMETERS
 DIMENSION IN DIMENSION: MILLIMETERS
 DIMENSION IN DIMENSION: MILLIMETERS
 DIMENSION IN DIMENSION IN EXCESS DE MAXIMUM MATERIAL
 CONDITION.

 DIMENSION DIDES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE
 BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED
 0.15 PER SIDE.
 DIMENSION EI DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 PER SIDE.
 THE PACKAGE TOP MAY BE SMALLER THAN THE PACKAGE BOTTOM.
 DIMENSIONS DIE AND EI ARE DETERMINED AT THE OUTERMOST EXTREMES OF
 THE PLASTIC BODY AT DATUM PLANE H.
 DATUMS A AND B ARE TO BE DETERMINED AT DATUM H.
 DIMENSIONS DIE AND CAPPLY TO THE FLAT SECTION OF THE LEAD
 BETWEEN 0.10 AND 0.25 FROM THE LEAD TIP..

 AI IS DEFINED AS THE LOWEST VERTICAL DISTANCE FROM THE SEATING
 PLANE TO THE LOWEST POINT ON THE PACKAGE BODY..




△ 0.15 C B S

29IT 8


2X

♦ 0.10**M** C BS AS

8X b



SIDE VIEW



END VIEW


	MILLIMETERS					
DIM	MIN.	N□M.	MAX.			
Α			1.20			
A1	0.05		0.15			
A2	0.80	0.90	1.05			
b	0.19		0.30			
C	0.09		0.20			
D	2.90	3.00	3.10			
E	6.30	6.40	6.50			
E1	4.30	4.40	4.50			
e	0.65 BSC					
L	1.00 REF					
L1	0.50	0.60	0.70			
θ	0*		8•			

GENERIC MARKING DIAGRAM*



XXX = Specific Device Code

= Year WW = Work Week Α = Assembly Location = Pb-Free Package



RECOMMENDED MOUNTING FOOTPRINT*

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON34428E	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	TSSOP8, 4.4X3.0, 0.65P		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

^{*}This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "=", may or may not be present. Some products may not follow the Generic Marking.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative