

General Description

The V104 10 Bit LVDS Receiver for Video is designed to support video data transmission between display engines and video processing engines for television and projector applications. The V104 supports up to WXGA resolutions for Plasma, Rear Projection, Front Projection, CRT and LCD applications.


The V104 converts the 6 LVDS (Low Voltage Differential Signaling) video data stream pairs to 35 CMOS/TTL data bits with a rising or falling edge clock. The clock edge selection is performed using a dedicated pin.

In conjunction with the V103 transmitter, the V104 can transmit 10 bits per color (R, G, B) along with 5 bits of control and timing data (HSYNC, VSYNC, DE, CNTL1, CNTL2) over a low EMI, low bus width connection including connectors and standard LVDS cabling.


Features

- Pin & function compatible with the THC63LVD104A
- Wide pixel clock range: 8 - 90 MHz
- Guaranteed operation over -20 to +85° C ambient temperature.
- Supports resolutions from 480p to WXGA
- Internal PLL does not require external loop filter
- Clock edge selection for TTL alignment selectable
- Power down mode
- Single 3.3V supply
- Low power consumption CMOS design
- 64-pin TQFP lead free package

Block Diagram



Pin Assignment



Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
50, 49	RA+, RA-	LVDS IN	LVDS Data In
52, 51	RB+, RB-	LVDS IN	LVDS Data In
55, 54	RC+, RC-	LVDS IN	LVDS Data In
60, 59	RD+, RD-	LVDS IN	LVDS Data In
62, 61	RE+, RE-	LVDS IN	LVDS Data In
57, 56	RCLK+, RCLK-	LVDS IN	LVDS Clock In
40, 41, 42, 43, 45, 46, 47	RA6 ~ RA0	OUT	CMOS/TTL Data Outputs
32, 33, 34, 35, 36, 38, 39	RB6 ~ RB0	OUT	CMOS/TTL Data Outputs
22, 24, 25, 26, 27, 28, 29	RC6 ~ RC0	OUT	CMOS/TTL Data Outputs
14, 15, 17, 18, 19, 20, 21	RD6 ~ RD0	OUT	CMOS/TTL Data Outputs

V104 RENESAS
10 BIT LVDS RECEIVER FOR VIDEO

Pin Number	Pin Name	Pin Type	Pin Description
6, 7, 8, 10, 11, 12, 13	RE6 ~ RE0	OUT	CMOS/TTL Data Outputs.
2	TEST	IN	Not used. Tie LOW.
3	PD	IN	HIGH: normal operation; LOW: Power down (all outputs are "L").
4	OE	IN	HIGH: Output enable (normal operation); LOW: Output disable (all outputs are high impedance).
5	R/F	IN	Output Clock triggering edge select. High: Rising edge; Low: Falling edge.
9, 23, 37, 48	VCC	Power	Power supply pins for TTL outputs and digital circuitry.
31	CLKOUT	OUT	Clock out.
1, 16, 30, 44	GND	Ground	Ground pins for TTL outputs and digital circuitry.
53	LVCC	Power	Power supply pins for LVDS inputs.
58	LGND	Ground	Ground pins for LVDS inputs.
64	PVCC	Power	Power supply pin for PLL circuitry.
63	PGND	Ground	Ground pin for PLL circuitry.

PD	R/F	OE	Data Outputs (Rxn)	CLKOUT
0	0	0	High impedance	High impedance
0	0	1	All 0	Fixed Low
0	1	0	High impedance	High impedance
0	1	1	All 0	Fixed Low
1	0	0	High impedance	High impedance
1	0	1	Data Out	Latches output data on falling edge
1	1	0	High impedance	High impedance
1	1	1	Data Out	Latches output data on rising edge

**Rxn
x = A, B, C, D, E
n = 0, 1, 2, 3, 4, 5, 6

External Components

The V104 requires no external components.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the V104. These ratings, which are standard values for ICS commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VCC	-0.3 V to +4.0 V
CMOS/TTL Input Voltage	-0.3 V to VCC+0.3 V
CMOS/TTL Output Voltage	-0.3 V to VCC+0.3 V
LVDS Receiver Input Voltage	-0.3 V to VCC+0.3 V
Output Current	-30 mA to 30 mA
Storage Temperature	-55 to +125°C
Junction Temperature	125°C
Soldering Temperature (10 seconds)	260°C
Maximum Power Dissipation @ +25°C	1.0 W

Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature	-20		+85	°C
Power Supply Voltage (measured in respect to GND)	+3.0		+3.6	V

V104 **RENESAS**
10 BIT LVDS RECEIVER FOR VIDEO


Electrical Characteristics

VDD=3.3 V ±10%, Ambient temperature -20 to +85°C


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
CMOS/TTL DC Specifications						
Input High Voltage	V _{IH}		2.00		VCC	V
Input Low Voltage	V _{IL}		GND		0.80	V
Output High Voltage	V _{OH}	I _{OH} = -4 mA (data) I _{OH} = -8 mA (clock)	2.4			V
Output Low Voltage	V _{OL}	I _{OH} = -4 mA (data) I _{OH} = -8 mA (clock)			0.4	V
Input Current	I _{INC}	0V ≤ V _{IN} ≤ VCC			±10	μA
LVDS Receiver DC Specifications						
Differential Input High Threshold	V _{TH}	V _{OC} = 1.2 V			100	mV
Differential Input Low Threshold	V _{TL}	V _{OC} = 1.2 V	-100			mV
Input Current	I _{INL}	V _{IN} = 2.4 V / 0V V _{IN} = 3.6 V			±20	μA

Parameter	Symbol	Conditions	Typ.	Max.	Units
Supply Current					
Receiver Supply Current (Gray Scale Pattern)	I _{RCCG}	f _{CLKOUT} = 90 MHz C _L = 8 pF, V _{CC} = 3.3 V	70		mA
Receiver Supply Current (Checker Pattern)	I _{RCCW}	f _{CLKOUT} = 90 MHz C _L = 8 pF, V _{CC} = 3.3 V	112		mA
Receiver Power Down Supply Current	I _{RCCS}	PD = L		10	μA

Incremental Pattern (Gray Scale)



Toggle Pattern (Checker)



V104 **RENESAS**




10 BIT LVDS RECEIVER FOR VIDEO


Parameter	Symbol	Min.	Typ.	Max.	Units
Switching Characteristics					
CLKOUT Period	t_{RCP}	11.1	T	125.0	ns
CLK IN High Time	t_{RCH}		(T-1)/2		ns
CLK IN Low Time	t_{RCL}		(T-1)/2		ns
TTL Data Setup to CLKOUT	t_{RS}	4.5			ns
TTL Data Hold from CLKOUT	t_{RH}	2.5			ns
TTL Low to High Transition Time	t_{TLH}		1.0	2.0	ns
TTL High to Low Transition Time	t_{THL}		1.0	2.0	ns
Input Data Position0	t_{RIP1}	-0.25	0.0	+0.25	ns
Input Data Position1	t_{RIP0}	$\frac{t_{RCIP}}{7} - 0.25$	$\frac{t_{RCIP}}{7}$	$\frac{t_{RCIP}}{7} + 0.25$	ns
Input Data Position2	t_{RIP6}	$2 \frac{t_{RCIP}}{7} - 0.25$	$2 \frac{t_{RCIP}}{7}$	$2 \frac{t_{RCIP}}{7} + 0.25$	ns
Input Data Position3	t_{RIP5}	$3 \frac{t_{RCIP}}{7} - 0.25$	$3 \frac{t_{RCIP}}{7}$	$3 \frac{t_{RCIP}}{7} + 0.25$	ns
Input Data Position4	t_{RIP4}	$4 \frac{t_{RCIP}}{7} - 0.25$	$4 \frac{t_{RCIP}}{7}$	$4 \frac{t_{RCIP}}{7} + 0.25$	ns
Input Data Position5	t_{RIP3}	$5 \frac{t_{RCIP}}{7} - 0.25$	$5 \frac{t_{RCIP}}{7}$	$5 \frac{t_{RCIP}}{7} + 0.25$	ns
Input Data Position6	t_{RIP2}	$6 \frac{t_{RCIP}}{7} - 0.25$	$6 \frac{t_{RCIP}}{7}$	$6 \frac{t_{RCIP}}{7} + 0.25$	ns
Phase Lock Loop Set	t_{RPLL}			10.0	ms
CLKIN Period	t_{RCIP}	11.1		125.0	ns
Device-device data output skew		0		1.6	ns

Thermal Characteristics



Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		53		°C/W
	θ_{JA}	1 m/s air flow		40		°C/W
	θ_{JA}	3 m/s air flow		33		°C/W
Thermal Resistance Junction to Case	θ_{JC}			8		°C/W

AC Timing Diagrams






V104 **RENESAS**
10 BIT LVDS RECEIVER FOR VIDEO



V104 **RENESAS**
10 BIT LVDS RECEIVER FOR VIDEO

Package Outline and Package Dimensions (64-pin TQFP)

Package dimensions are kept current with JEDEC Publication No. 95, variation ACD.



ALL DIMENSIONS ARE IN MILLIMETERS.

SYMBOL	MIN/MAX
N	64
A	-- / 1.20
A1	0.05 / 0.15
A2	0.95 / 1.05
b	0.17 / 0.27
c	0.09 / 0.20
D	12.00 BASIC
D1	10.00 BASIC
D2	7.50 Ref.
E	12.00 BASIC
E1	10.00 BASIC
E2	7.50 Ref.
e	0.50 BASIC
L	0.45 / 0.75
θ	0° / 7°
ccc	-- / 0.08
D3&E3	-

Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
V104YLF	V104YLF	Tray (160 units per tray)	64-pin TQFP	-20 to +85° C
V104YLFT	V104YLF	Tape and Reel	64-pin TQFP	-20 to +85° C

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.