


Description

The ICS557-03 is a spread spectrum clock generator that supports PCI-Express Gen 1 and Ethernet requirements. The device is used for PC or embedded systems to substantially reduce electromagnetic interference (EMI). The device provides two differential (HCSL) spread spectrum outputs. The spread type and amount are configured via select pin. Using IDT's patented Phase-Locked Loop (PLL) techniques, the device takes a 25 MHz crystal input and produces two pairs of differential outputs at 25 MHz, 100 MHz, 125 MHz or 200 MHz clock frequencies for HCSL, and 25 MHz or 100 MHz for LVDS.


Features

- Packaged in 16-pin TSSOP
- RoHS 5 (green) or RoHS 6 (green and lead free) compliant packaging
- Supports HCSL or LVDS output levels
- Operating voltage of 3.3 V
- Input frequency of 25 MHz
- Jitter 60 ps (cycle-to-cycle)
- Spread Spectrum capability
- Industrial and commercial temperature ranges
- **For PCIe Gen2 applications, see the 5V41065**
- **For PCIe Gen3 applications, see the 5V41235**

Block Diagram



Pin Assignment



Output Select Table 1 (MHz)

S1	S0	CLK(1:0), $\overline{\text{CLK}}(1:0)$
0	0	25M
0	1	100M
1	0	125M
1	1	200M

Spread Selection Table 2

SS1	SS0	Spread%
0	0	No Spread
0	1	Down -0.5
1	0	Down -0.75
1	1	No Spread

Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	S0	Input	Select pin 0. See Table1. Internal pull-up resistor.
2	S1	Input	Select pin 1. See Table 1. Internal pull-up resistor.
3	SS0	Input	Spread Select pin 0. See Table 2. Internal pull-up resistor.
4	X1/ICLK	Input	Crystal or clock input. Connect to a 25 MHz crystal or single ended clock.
5	X2	Output	Crystal connection. Leave unconnected for clock input.
6	OE	Input	Output enable. Tri-states outputs and device is not shut down. Internal pull-up resistor.
7	GNDXD	Power	Connect to ground.
8	SS1	Input	Spread Select pin 1. See Table 2. Internal pull-up resistor.
9	IREF	Output	Precision resistor attached to this pin is connected to the internal current reference.
10	CLK1	Output	HCSL complimentary clock output 1.
11	CLK1	Output	HCSL true clock output 1.
12	VDDODA	Power	Connect to voltage supply +3.3 V for output driver and analog circuits
13	GNDODA	Power	Connect to ground.
14	CLK0	Output	HCSL complimentary clock output 0.
15	CLK0	Output	HCSL true clock output 0.
16	VDDXD	Power	Connect to voltage supply +3.3 V for crystal oscillator and digital circuit.

Applications Information

External Components

A minimum number of external components are required for proper operation.

Decoupling Capacitors

Decoupling capacitors of 0.01 μF should be connected between each VDD pin and the ground plane, as close to the VDD pin as possible. Do not share ground vias between components. Route power from power source through the capacitor pad and then into ICS pin.

Crystal

A 25 MHz fundamental mode parallel resonant crystal should be used. This crystal must have less than 300 ppm of error across temperature in order for the ICS557-03 to meet PCI Express specifications.

Crystal Capacitors

Crystal capacitors are connected from pins X1 to ground and X2 to ground to optimize the accuracy of the output frequency.

C_L = Crystal's load capacitance in pF

Crystal Capacitors (pF) = $(C_L - 8) * 2$

For example, for a crystal with a 16 pF load cap, each external crystal cap would be 16 pF. $(16-8)*2=16$.

Current Source (Iref) Reference Resistor - R_R


If board target trace impedance (Z) is 50 Ω , then $R_R = 475\Omega$ (1%), providing IREF of 2.32 mA. The output current (I_{OH}) is equal to 6*IREF.

Output Termination

The PCI-Express differential clock outputs of the ICS557-03 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are shown in detail in the **PCI-Express Layout Guidelines** section.

The ICS557-03 can also be configured for LVDS compatible voltage levels. See the **LVDS Compatible Layout Guidelines** section.

Output Structures



General PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

1. Each 0.01 μF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible.
2. No vias should be used between decoupling capacitor and VDD pin.
3. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces should be routed away from the ICS557-03. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.


PCI-Express Layout Guidelines

Common Recommendations for Differential Routing	Dimension or Value	Unit
L1 length, Route as non-coupled 50 ohm trace.	0.5 max	inch
L2 length, Route as non-coupled 50 ohm trace.	0.2 max	inch
L3 length, Route as non-coupled 50 ohm trace.	0.2 max	inch
R_S	33	ohm
R_T	49.9	ohm


Differential Routing on a Single PCB	Dimension or Value	Unit
L4 length, Route as coupled microstrip 100 ohm differential trace.	2 min to 16 max	inch
L4 length, Route as coupled stripline 100 ohm differential trace.	1.8 min to 14.4 max	inch

Differential Routing to a PCI Express Connector	Dimension or Value	Unit
L4 length, Route as coupled microstrip 100 ohm differential trace.	0.25 to 14 max	inch
L4 length, Route as coupled stripline 100 ohm differential trace.	0.225 min to 12.6 max	inch

PCI-Express Device Routing



Typical PCI-Express (HCSL) Waveform




LVDS Compatible Layout Guidelines

Alternative Termination for LVDS and other Common Differential Signals							
V _{diff}	V _{p-p}	V _{cm}	R1	R2	R3	R4	Note
0.45v	0.22v	1.08	33	150	100	100	
0.58	0.28	0.6	33	78.7	137	100	
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible
0.60	0.3	1.2	33	174	140	100	Standard LVDS


R1a = R1b = R1

R2a = R2b = R2

LVDS Device Routing



Typical LVDS Waveform



Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS557-03. These ratings are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDDXD, VDDODA	7 V
All Inputs and Outputs	-0.5 V to VDD+0.5 V
Ambient Operating Temperature (commercial)	0 to +70° C
Ambient Operating Temperature (industrial)	-40 to +85° C
Storage Temperature	-65 to +150° C
Junction Temperature	125° C
Soldering Temperature	260° C
ESD Protection (Input)	2000 V min. (HBM)

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V ±10%, Ambient Temperature -40 to +85° C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Supply Voltage	V		2.97	3.3	3.63	V
Input High Voltage ¹	V _{IH}	S0, S1, OE, ICLK, SS0, SS1	2.0		VDD +0.3	V
Input Low Voltage ¹	V _{IL}	S0, S1, OE, ICLK, SS0, SS1	VSS-0.3		0.8	V
Input Leakage Current ²	I _{IL}	0 < V _{in} < VDD	-5		5	μA
Operating Supply Current	I _{DD}	50Ω 2 pF			78	mA
	I _{DDOE}	OE =Low			44	mA
Input Capacitance	C _{IN}	Input pin capacitance			7	pF
Output Capacitance	C _{OUT}	Output pin capacitance			6	pF
Pin Inductance	L _{PIN}				5	nH
Output Resistance	R _{OUT}	CLK outputs	3.0			kΩ
Pull-up Resistor	R _{PU}	S0, S1, OE, SS0, SS1		100		kΩ

1. Single edge is monotonic when transitioning through region.
2. Inputs with pull-ups/-downs are not included.

AC Electrical Characteristics - CLKOUT, HCSL

Unless stated otherwise, VDD=3.3 V ±10%, Ambient Temperature -40 to +85° C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Frequency				25		MHz
Output Frequency		HCSL termination			200	MHz
Output High Voltage ^{1,2}	V _{OH}		660	700	850	mV
Output Low Voltage ^{1,2}	V _{OL}		-150	0	27	mV
Crossing Point Voltage ^{1,2}		Absolute	250	350	550	mV
Crossing Point Voltage ^{1,2,4}		Variation over all edges			140	mV
Jitter, Cycle-to-Cycle ^{1,3}					80	ps
Modulation Frequency		Spread spectrum	30	31.5	33	kHz
Rise Time ^{1,2}	t _{OR}	From 0.175 V to 0.525 V	175	332	700	ps
Fall Time ^{1,2}	t _{OF}	From 0.525 V to 0.175 V	175	344	700	ps
Skew between outputs		At crossing point Voltage			50	ps
Duty Cycle ^{1,3}			45		55	%
Output Enable Time ⁵		All outputs			12	us
Output Disable Time ⁵		All outputs			12	us
Power-up Time	t _{STABLE}	From power-up VDD=3.3 V		3.0	3.5	ms
Spread Change Time	t _{SPREAD}	Settling period after spread change		3.0	3.5	ms

¹ Test setup is R_L=50 ohms with 2 pF, R_r = 475Ω (1%).

² Measurement taken from a single-ended waveform.

³ Measurement taken from a differential waveform.

⁴ Measured at the crossing point where instantaneous voltages of both CLKOUT and $\overline{\text{CLKOUT}}$ are equal.

⁵ CLKOUT pins are tri-stated when OE is asserted low. CLKOUT is driven differential when OE is high unless its $\overline{\text{PD}}$ = low.

AC Electrical Characteristics - CLKOUT, LVDS

Unless stated otherwise, VDD=3.3 V ±10%, Ambient Temperature -40 to +85° C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Frequency				25		MHz
Output Frequency		LVDS termination			100	MHz
Differential Output Voltage	V _{OD}		247		454	mV
Offset Voltage	V _{OS}		1.125		1.375	V
ΔV _{OD}		Change to V _{OD}			50	mV
ΔV _{OS}		Change to V _{OS}			50	mV
Jitter, Cycle-to-Cycle ^{1,3}					80	ps
Modulation Frequency		Spread spectrum	30	31.5	33	kHz
Slew Rate, Rise ^{1,3}	t _{SLR}	Measured from ±150 mV from crossing point voltage	1		4	V/ns
Slew Rate, Fall ^{1,3}	t _{SLF}	Measured from ±150 mV from crossing point voltage	1		4	V/ns
Skew between outputs		At crossing point Voltage			50	ps
Duty Cycle ^{1,3}			45		55	%
Output Enable Time ⁵		All outputs			12	μs
Output Disable Time ⁵		All outputs			12	μs
Power-up Time	t _{STABLE}	From power-up VDD=3.3 V		3	3.5	ms
Spread Change Time	t _{SPREAD}	Settling period after spread change		3	3.5	ms

¹ Test setup is R_L=50 ohms with 2 pF, R_r = 475Ω (1%).

² Measurement taken from a single-ended waveform.

³ Measurement taken from a differential waveform.

⁴ Measured at the crossing point where instantaneous voltages of both CLKOUT and $\overline{\text{CLKOUT}}$ are equal.

⁵ CLKOUT pins are tri-stated when OE is asserted low. CLKOUT is driven differential when OE is high unless its $\overline{\text{PD}}$ = low.

Electrical Characteristics - Differential Phase Jitter

Parameter	Symbol	Conditions	Min	Typ	Max	Units	Notes
Jitter, Phase	t _{jphasePLL}	PCIe Gen 1	-	-	86	ps (p-p)	1, 2


Note 1: Guaranteed by design and characterization, not 100% tested in production.

Note 2: See <http://www.pcisig.com> for complete specs.


Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	θ_{JA}	Still air		78		°C/W
	θ_{JA}	1 m/s air flow		70		°C/W
	θ_{JA}	3 m/s air flow		68		°C/W
Thermal Resistance Junction to Case	θ_{JC}			37		°C/W

Marking Diagram (ICS557G-03LF)



Marking Diagram (ICS557GI-03LF)




Notes:

1. ##### is the lot code.
2. YYWW is the last two digits of the year, and the week number that the part was assembled.
3. "LF" designates Pb (lead) free package.
4. "I" designates industrial temperature range.
5. Bottom marking: (origin). Origin = country of origin of not USA.

Package Outline and Package Dimensions (16-pin TSSOP, 173 Mil. Narrow Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
557G-03LF	See Page 8	Tubes	16-pin TSSOP	0 to +70° C
557G-03LFT		Tape and Reel	16-pin TSSOP	0 to +70° C
557GI-03LF	See Page 8	Tubes	16-pin TSSOP	-40 to +85° C
557GI-03LFT		Tape and Reel	16-pin TSSOP	-40 to +85° C

“LF” suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

ICS557-03

2 OUTPUT PCI-EXPRESS GEN1 CLOCK SOURCE

PCIE SSCG

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.