## FEATURES:

- N channel FET switches with no parasitic diode to Vcc
- Isolation underpower-offconditions
- No DC path to Vcc or GND
- 5 V tolerant in OFF and ON state
- 5 V tolerant I/Os
- Flat Ron characteristics over operating range
- Rail-to-rail switching 0-5V
- Bidirectional dataflow with near-zero delay: no added ground bounce
- Excellent Ron matching between channels
- Vcc operation: 2.3 V to 3.6 V
- High bandwidth
- LVTTL-compatible control Inputs
- Undershoot Clamp Diodes on all switch and control Inputs
- Low I/O capacitance, 4pF typical
- $25 \Omega$ resistors for low noise and line matching
- Available in 40 -pin QVSOP package


## APPLICATIONS:

- Hot-swapping
- Low distortion analog switch
- Replaces mechanical relay
- ATM 25/155 switching


## DESCRIPTION:

The QS32XVH2245 HotSwitch is a high bandwidth, 16-bitbus switch. The QS32XVH2245, with $25 \Omega$ ON resistance and 1.35 ns propagation delay, is ideal for line matching and lownoise environments. The switchescan beturned ON under the control ofthe LVTTL-compatible OutputEnable ( $\overline{\text { Exx }}$ ) signal for bidirectional data flow with no added delay or ground bounce. In the ON state, the switches can passsignals upto 5 V . In the OFF state, the switches offervery highimpedence attheterminals.
The combination of small propagation delay, high OFF impedance, and over-voltage tolerance makes the QS32XVH2245 ideal for hot-swapping applications.
The QS32XVH2245 is characterized for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



QVSOP TOP VIEW

## ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | SupplyVoltage to Ground | -0.5 to +4.6 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +5.5 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIn | -0.5 to +5.5 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns}$ ) | -3 | V |
| IouT | DC Output Current (max. sink current/pin) | 120 | mA |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc

CAPACITANCE $\left(T_{A}=+25^{\circ} \mathrm{C}, \mathrm{F}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{IN}}=\mathrm{OV}, \mathrm{Vout}=0 \mathrm{~V}\right)$

| Symbol | Parameter ${ }^{(1)}$ | Typ. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| CIN | Control Inputs | 3 | 5 | pF |
| Cl/O | Quickswitch Channels (Switch OFF) | 4 | 6 | pF |
| C//O | Quickswitch Channels (Switch ON) | 8 | 12 | pF |

NOTE:

1. This parameter is guaranteed but not production tested.

## PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{O}} \overline{\mathrm{E}}$ | Output Enable |
| Ax | Data I/Os |
| Bx | Data I/Os |

FUNCTION TABLE(1)

| $\overline{\mathrm{OEx}}$ | Function |
| :---: | :--- |
| $H$ | Disconnected |
| $L$ | Connect $(\mathrm{Ax}=\mathrm{Bx})$ |

## NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VcC}=3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$

| Symbol | Parameter | Test Conditions |  |  | Min. | Typ. ${ }^{(1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Voltage | Guaranteed Logic HIGH for Control Inputs | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V |  | 1.7 | - | - | V |
|  |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V |  | 2 | - | - |  |
| VIL | InputLOW Voltage | Guaranteed LogicLOW <br> for Control Inputs | $\mathrm{Vcc}=2.3 \mathrm{~V}$ to 2.7V |  | - | - | 0.7 | V |
|  |  |  | $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.6 V |  | - | - | 0.8 |  |
| IN | InputLeakage Current(Control Inputs) | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-StateCurrent(Hi-Z) | $0 \mathrm{~V} \leq$ Vout $\leq 5 \mathrm{~V}$, Switches OFF |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| IofF | Data Input/OutputPowerOffLeakage | Vin or Vout OV to 5V, Vcc $=0 \mathrm{~V}$ |  |  | - | - | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron | Switch ON Resistance | $\mathrm{VCC}=2.3 \mathrm{~V}$ <br> Typical at $\mathrm{Vcc}=2.5 \mathrm{~V}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | $10 \mathrm{~N}=30 \mathrm{~mA}$ | 18 | 27 | 39 | $\Omega$ |
|  |  |  | $\mathrm{VIN}=1.7 \mathrm{~V}$ | ION $=15 \mathrm{~mA}$ | 18 | 28 | 41 |  |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}$ | $\mathrm{VIN}=0 \mathrm{~V}$ | ION $=30 \mathrm{~mA}$ | 18 | 25 | 38 |  |
|  |  |  | $\mathrm{VIN}=2.4 \mathrm{~V}$ | $\mathrm{ION}=15 \mathrm{~mA}$ | 18 | 26 | 40 |  |

NOTE:

1. Typical values are at $\mathrm{Vcc}=3.3 \mathrm{~V}$ and $\mathrm{TA}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 3.3V



## POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | TestConditions ${ }^{(1)}$ | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | Vcc = Max., VIN = GND or Vcc, f $=0$ | - | 4 | 8 | mA |
| $\Delta \mathrm{lcC}$ | Power Supply Current ${ }^{(2,3)}$ per Input HIGH | $\mathrm{Vcc}=$ Max., VIN $=3 \mathrm{~V}, \mathrm{f}=0$ per Control Input | - | - | 30 | $\mu \mathrm{A}$ |
| ICCD | Dynamic Power Supply Current per Output Enable Control Input ${ }^{(4)}$ | Vcc $=3.3 \mathrm{~V}, \mathrm{~A}$ and B Pins Open, Control Inputs Toggling @ 50\% Duty Cycle | See Typical ICCD vs Enable Frequency graph below |  |  |  |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Per input driven at the specified level. A and B pins do not contribute to $\Delta \mathrm{lcc}$.
3. This parameter is guaranteed but not tested.
4. This parameter represents the current required to switch internal capacitance at the specified frequency. The A and B inputs do not contribute to the Dynamic Power Supply Current. This parameter is guaranteed but not production tested.

TYPICAL Iccd vs ENABLE FREQUENCY CURVE AT Vcc = 3.3V


ENABLE FREQUENCY (MHz)

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$

| Symbol | Parameter | $\mathrm{Vcc}=2.5 \pm 0.2 \mathrm{~V}^{(1)}$ |  | $\mathrm{Vcc}=3.3 \pm 0.3 \mathrm{~V}^{(1)}$ |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min. ${ }^{(4)}$ | Max. | Min. ${ }^{(4)}$ | Max. |  |
| $\begin{aligned} & \text { tPL } \\ & \text { tPHL } \end{aligned}$ | DataPropagation Delay ${ }^{(2,3)}$ Ax tolfrom Bx | - | 0.9 | - | 1.35 | ns |
| $\begin{aligned} & \text { tPZL } \\ & \text { tPZH } \end{aligned}$ | Switch Turn-On Delay $\overline{\mathrm{OEx}}$ to $\mathrm{Ax} / \mathrm{Bx}$ | 1.5 | 9 | 1.5 | 8 | ns |
| $\begin{aligned} & \hline \text { tPLZ } \\ & \text { tpH } \end{aligned}$ | Switch Turn-OffDelay $\overline{\mathrm{OEx}}$ to $\mathrm{Ax} / \mathrm{Bx}$ | 1.5 | 7.5 | 1.5 | 7.5 | ns |
| foEx | Operating Frequency-Enable ${ }^{(2,5)}$ | - | 10 | - | 20 | MHz |

NOTES:

1. See Test Conditions under TEST CIRCUITS AND WAVEFORMS.
2. This parameter is guaranteed but not production tested.
3. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 1.35 ns at $\mathrm{CL}_{\mathrm{L}}=50 \mathrm{pF}$. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
4. Minimums are guaranteed but not production tested.
5. Maximum toggle frequency for $\overline{\mathrm{OEx}}$ control input (pass voltage $>\mathrm{Vcc}, \mathrm{VIN}=5 \mathrm{~V}, \operatorname{RLOAD} \geq 1 \mathrm{M} \Omega$, no CLOAD).

## SOME APPLICATIONS FOR HOTSWITCH PRODUCTS



Rail-to-Rail Switching


Hot-Swapping

## TEST CIRCUITS AND WAVEFORMS

## TEST CONDITIONS

| Symbol | $\mathrm{Vcc}^{(1)}=\mathbf{3 . 3 V} \mathbf{\pm 0 . 3 V}$ | $\mathrm{Vcc}^{(2)}=\mathbf{2 . 5 V} \pm 0.2 \mathrm{~V}$ | Unit |
| :---: | :---: | :---: | :---: |
| VLOAD | 6 | $2 \times \mathrm{Vcc}$ | V |
| VIH | 3 | Vcc | V |
| $\mathrm{V} T$ | 1.5 | $\mathrm{Vcc} / 2$ | V |
| VLZ | 300 | 150 | mV |
| VHz | 300 | 150 | mV |
| CL | 50 | 30 | pF |



Test Circuits for All Outputs

## DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.
RT = Termination resistance: should be equal to Zout of the Pulse Generator.

## NOTES:

1. Pulse Generator for All Pulses: Rate $\leq 10 \mathrm{MHz} ; \mathrm{tF} \leq 2.5 \mathrm{~ns} ; \mathrm{tR} \leq 2.5 \mathrm{~ns}$.
2. Pulse Generator for All Pulses: Rate $\leq 10 \mathrm{MHz}$; $\mathrm{tF} \leq 2 \mathrm{~ns}$; $\mathrm{tR} \leq 2 \mathrm{~ns}$.

## SWITCH POSITION

| Test | Switch |
| :---: | :---: |
| tPLZIPzL | VLOAD |
| tPhztPzH | GND |
| tPD | Open |



Propagation Delay


NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

## ORDERING INFORMATION



## Datasheet Document History

09/01/08
Pg. 4, 8

06/14/11
Pg. 8

Revise IccQ Typ. and Max. Remove non green package version and updated the ordering information by removing the "IDT" notation.
Updated ordering information to include tube or tray and tape \& reel.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Disclaimer Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

