

# PowerSTEP01 system-in-package integrating microstepping controller and 10 A power MOSFETs evaluation board


## Introduction

The **EVLPOWERSTEP01** evaluation board is based on the powerSTEP01 system-in-package implementing a complete stepper motor driver for high power applications. It is designed to operate with a supply voltage ranging from 10.5 V to 85 V with a maximum current of 10 Arms.

In combination with the STEVAL-PCC009V2 evaluation board and the SPINFamily evaluation tool, the board provides a complete and easy to use evaluation environment allowing the user to investigate all the features of powerSTEP01.

With daisy chain configuration support, the board is suitable for evaluation of multimotor applications.

**Figure 1. EVLPOWERSTEP01 evaluation board**




# 1 Board description

**Table 1. EVLPOWERSTEP01 electrical specifications**

Parameter	Value
Supply voltage (VS)	10.5 V to 85 V
Maximum output current (each phase)	10 Arms
Gate drivers supply voltage (VCC)	7.5 V to 15 V
Logic supply voltage	3.3 V
Logic interface supply voltage	3.3 V or 5 V
Low logic level input	0 V
High logic level input	VDD <sup>(1)</sup>
Operating ambient temperature	0 °C to +85 °C

1. All logic inputs are 5 V tolerant.

**Figure 2. EVLPOWERSTEP01 jumper and connector locations**

**Table 2. Jumpers and connectors description**

Name	Type	Function
J4	Power supply	Main supply voltage
J1	Power output	Power bridge A outputs
J3	Power output	Power bridge B outputs
J6	Power supply	Integrated voltage regulator inputs
J5	SPI	Master SPI connector
J7	SPI	Slave SPI connector
JP3	Jumper	VS to VSREG jumper
JP4	Jumper	VSREG to VCC jumper

Name	Type	Function
JP5	Jumper	VCC to VCCREG jumper
JP6	Jumper	VCCREG to VREG jumper
JP7	Jumper	VREG to VDD jumper
JP8	Jumper	VDD to 3.3 V from SPI connector jumper
JP9	Jumper	Daisy chain termination jumper
JP10	Jumper	STBY to VS pull-up jumper

**Table 3. Master SPI connector pinout (J5)**

Pin number	Type	Function
1	Open drain output	powerSTEP01 BUSY output
2	Open drain output	powerSTEP01 FLAG output
3	Ground	Ground
4	Supply	EXT_VDD (can be used as external logic power supply)
5	Digital output	SPI "Master In Slave Out" signal (connected to powerSTEP01 SDO output through daisy chain termination jumper JP9)
6	Digital input	SPI "Serial Clock" signal (connected to powerSTEP01 CK input)
7	Digital input	SPI "Master Out Slave In" signal (connected to powerSTEP01 SDI input)
8	Digital input	SPI "Slave Select" signal (connected to powerSTEP01 CS input)
9	Digital input	powerSTEP01 step-clock input
10	Digital input	powerSTEP01 standby/reset input

**Table 4. Slave SPI connector pinout (J7)**

Pin number	Type	Function
1	Open drain output	powerSTEP01 BUSY output
2	Open drain output	powerSTEP01 FLAG output
3	Ground	Ground
4	Supply	EXT_VDD (can be used as external logic power supply)
5	Digital output	SPI "Master In Slave Out" signal (connected to pin 5 of J5)
6	Digital input	SPI "Serial Clock" signal (connected to powerSTEP01 CK input)
7	Digital input	SPI "Master Out Slave In" signal (connected to powerSTEP01 SDO output)
8	Digital input	SPI "Slave Select" signal (connected to powerSTEP01 CS input)
9	Digital input	powerSTEP01 step-clock input
10	Digital input	powerSTEP01 standby/reset input

# 1.1 EVLPOWERSTEP01 schematics

Figure 3. EVLPOWERSTEP01 schematic 1 of 2





Figure 4. EVLPOWERSTEP01 schematic 2 of 2



## 1.2 EVLPOWERSTEP01 Bill of materials

**Table 5. Bill of materials**

Index	Qty.	Reference	Value / generic part number	Package	Manufacturer	Manufacturer's ordering code / orderable part number
1	2	C1, C8	470 nF/25 V	CAPC-0603	-	-
2	4	C2, C3, C4, C5	220 nF/100 V	CAPC-0805	-	-
3	1	C6	47 nF/100 V	CAPC-0805	-	-
4	1	C7	100 nF/100 V	CAPC-0603	-	-
5	1	C9	100 nF/25 V	CAPC-0603	-	-
6	1	C10	3.3 nF/6.3 V	CAPC-0805	-	-
7	1	C11	22 µF/6.3 V	CAPC-1206	-	-
8	1	C12	100 nF/4 V	CAPC-0603	-	-
9	1	C13	100 nF/6.3 V	CAPC-0603	-	-
10	1	C14A	220 µF/100 V	CAPE-R16H21- P75	-	-
12	1	C15	10 nF/6.3 V	CAPC-0603	-	-
11	1	C14	220 µF/100 V	CAPE-R18H17	-	-
13	1	DL1	LED - amber	LEDC-0805	-	-
14	1	DL2	LED - red	LEDC-0805	-	-
15	1	D1	BAR43S	SOT23	STMicroelectronics	BAR43SFILM
16	1	D2	BZX585-B3V3	SOD523	-	-
17	1	D3	BZX585-B3V6	SOD523	-	-
18	5	JP1, JP2, JP4, JP6, JP8	OPEN	JP2SO	-	-
19	5	JP3, JP5, JP7, JP9, JP10	CLOSED	JP2SO	-	-
20	3	J1, J3, J4	MORSV-508-2P	MORSV-508-2P	-	-
21	2	J2, J8	N. M.	STRIP254P-M-2	-	-
22	1	J5	Pol. IDC male header vertical 10 poles (black)	CON-FLAT - 5 x 2-180 M	-	-
23	1	J6	N. M.	STRIP254P-M-4	-	-
24	1	J7	Pol. IDC male header vertical 10 poles (gray)	CON-FLAT - 5 x 2-180 M	-	-
25	2	R1, R2	39 kΩ	RESC-0603	-	-
26	6	R3, R4, R5, R6, R7, R8	0.1 Ω/2 W	RESC-2512	-	-
27	2	R9, R10	470 Ω	RESC-0603	-	-
28	1	R11	10 kΩ	RESC-0603	-	-
29	2	R12, R14	100 kΩ/0.125 W	RESC-0603	-	-
30	1	R13	N. M.	RESC-0603	-	-
31	1	R15	50 kΩ/0.125 W	TRIMM- 100 x 50 x 110 - 64 W	-	-

Index	Qty.	Reference	Value / generic part number	Package	Manufacturer	Manufacturer's ordering code / orderable part number
32	7	TP1, TP2, VS, VREG, VDD, VCC, STCK	TP-RING-RED	TPTH-RING- 1 MM	-	-
33	1	U1	powerSTEP01	MLPQ85L - 140 x 110 x 100 - 89 - ST	STMicroelectronics	POWERSTEP01

## 2 Evaluation environment setup

The evaluation environment consists of:

- One or more EVLPOWERSTEP01.
- One STEVAL-PCC009V2 demonstration board.
- A USB cable.
- A stepper motor with a small mechanical load (unloaded stepper motors suffer of strong resonance issues).
- A power supply with an output voltage within the operative range of the demonstration board.
- A Windows® 7 or Windows XP PC with a free USB port.
- The SPINFamily evaluation tool (the last version can be downloaded from [www.st.com](http://www.st.com)).

In order to start using the evaluation environment the following steps are required:

1. Install the SPINFamily evaluation tool.
2. Start the SPINFamily evaluation tool (by default it is in **[Start menu]>[All programs]>[STMicroelectronics]>[SPINFamily Evaluation Tool]**).
3. Select the proper device when requested by the application.
4. Plug the STEVAL-PCC009V2 demonstration board to a free USB port.
5. Wait a few seconds for board initialization.
6. Connect the SPI\_IN connector (black) of the demonstration board to the 10-pin connector of the STEVAL-PCC009V2 board using the provided cable. For connecting more devices to the same board, please consult the daisy chain connection section ([Section 6](#) ).
7. Power-up the demonstration boards. The FLAG LED should turn on.
8. Click on the button with the USB symbol to connect the STEVAL-PCC009V2 board to the PC and initialize the evaluation environment. The application automatically identifies the number of demonstration boards connected.
9. The evaluation environment is ready.

Before start working with the demonstration board, the device must be configured according to the indications described in [Section 3](#) .

*Important:* The device configuration is mandatory; the default configuration is not operative.



## 3 Device configuration

This section offers an overview of the basic configuration steps which are required for make the demonstration board operative. More details about the configuration of the gate driving circuitry and the control algorithms are available in the specific application notes.

**Important:** *The device configuration is mandatory; the default configuration is not operative. Before changing the device configuration verify that the device is in high impedance status (power stage is disabled).*

### 3.1 Voltage mode driving

When the device uses the voltage mode driving, the shunt resistors are not required. In this case it is recommended to remove the shunt resistors (R4 - R8) and short the sense pins to ground through the JP1 and JP2 jumpers.

The configuration parameters of the voltage mode driving can be obtained through the BEMF compensation tool embedded into the SPINFamily software.

The incorrect setup of these parameters could cause several issues, in particular:

- the phase current decreases with the speed and the motor stalls
- the wrong voltage is applied to the motor and the system is very noisy
- the phase current reaches the overcurrent limit

The BEMF compensation form uses the application parameters as inputs in order to evaluate the proper device setup. The required inputs are:

- supply voltage
- target phase current (rms value) at different motion conditions (acceleration, deceleration, constant speed, and holding)
- target operating speed (maximum speed)
- motor characteristics

The motor characteristics are electrical constant (Ke), phase inductance, and resistance. The inductance and the resistance of the phase are given in the motor datasheet. The Ke is rarely given in the specification and must be measured.

In the help section of the SPIN family software a step-by-step procedure is explained. The same procedure can also be found in application note AN4144: "Voltage mode control operation and parameter optimization".

Click on the **[evaluate]** button to get the suggested setup for the voltage mode driving. Then click on the **[write]** button to copy the data into the registers of the powerSTEP01.

### 3.2 Advanced current control

The following configuration gives good results with most motors:

- Minimum ON time =  $(2 \times t_{CC} + t_{DT} + t_{BLANK}) + 1 \mu s$
- Minimum OFF time = 21  $\mu s$
- Max. fast decay = 10  $\mu s$
- Max. fast decay at step change = 16  $\mu s$
- Target switching time = 48  $\mu s$
- Predictive current control disabled

The impact of the timing parameters is explained in the application note AN4158: "Peak current control with automatic decay adjustment and predictive current control: basics and setup".

The target phase current is set through the TVAL registers. The TVAL determinates the reference voltage (i.e., the voltage drop on the sense resistors) corresponding to the peak of the current sine wave (microstepping operation):

$$I_{peak} = \frac{TVAL\_X}{R_{sense}} = \frac{TVAL\_X}{0.033} \quad (1)$$

The sensing resistors can be changed as described in [Section 5](#) .

### 3.3 Gate drivers

The charge supplied by the device at each commutation is equal to the gate current ( $I_{gate}$ ) multiplied by the controlled current time ( $t_{cc}$ ). This value must be greater of the total gate charge ( $Q_g$ ) required to turn on the integrated MOSFETs. The gate current can be changed to speed up or slow down the commutation speed (i.e., the slew rate of the power stage outputs); in this case the controlled current time should be changed accordingly. The power MOSFETs integrated into the powerSTEP01 system-in-package has a total gate charge of 25 nC (typical) and the recommended configurations are listed in Table 6.

**Table 6. Recommended gate driving configurations**

Slew rate (VS = 48 V)	$I_{gate}$	$t_{cc}$	$t_{DT}$	$t_{blank}$	$t_{boost}$
980 V/ $\mu$ s	96 mA	375 ns	125 ns	500 ns	0 ns
790 V/ $\mu$ s	64 mA	500 ns	125 ns	375 ns	0 ns
520 V/ $\mu$ s	32 mA	875 ns	125 ns	250 ns	0 ns
400 V/ $\mu$ s	24 mA	1000 ns	125 ns	250 ns	0 ns
220 V/ $\mu$ s	16 mA	1600 ns	125 ns	250 ns	0 ns
114 V/ $\mu$ s	8 mA	3125 ns	125 ns	250 ns	0 ns

**Important:** *An incorrect gate driving setup may cause spurious overcurrent failures, even if no load is connected to the power stage.*

The suggested configuration for the demonstration board is the following:

- VCC = 15 V
- UVLO protection threshold set high (UVLOVAL = '1')
- Gate current = 64 mA
- Controlled current time = 500 ns
- Deadtime = 125 ns
- Blanking time = 375 ns
- Turn OFF boost time = disabled

### 3.4 Overcurrent and stall detection thresholds

The overcurrent protection and the stall detection are implemented measuring the drain source voltage of the MOSFETs, hence their value is a voltage and not a current.

The protection thresholds are set according to the voltage drop caused by the target triggering current on the MOSFET  $R_{DS(on)}$  at the expected operating temperature (in fact, these parameters increase with temperature).

During the preliminary stages of evaluation, the max. value of 1000 mV can be set for both protections. The default value of 281.25 mV has a good probability to trigger the overcurrent alarm.

**Important:** *It is strongly discouraged to disable the overcurrent shutdown; it may result in critical failures.*

### 3.5 Speed profile

The max. speed parameter is the maximum speed the motor will run. By default, it is about 1000 step/s. That means, if you send a command to run at 2000 step/s, the motor speed is limited at 1000 step/s.

This is an important safety feature in the final application, but not necessarily useful to evaluate the device performances. Setting the parameter to high values (e.g., 6000 step/s) allows evaluating the maximum speed which can be achieved by the application under test through the speed tracking command (Run), but it probably limits the possibility to use positioning commands (Move, GoTo, etc.).

The Full-Step speed parameter indicates the speed at which the system switches from microstepping to full step operation.

In voltage mode driving, it is always recommended to operate in microstepping and not to switch to the full step. Hence, this parameter should be greater than the maximum speed.

## 4 Sensing resistors

In the advanced current control mode, the output current range is determined by the sensing resistors as indicated in the following formulas:

$$I_{peak, min} = \frac{7.8mV}{R_{sense}} \quad (2)$$

$$I_{peak, max} = \frac{1V}{R_{sense}} \quad (3)$$

Where 7.8 mV and 1 V are the minimum and the maximum value of the TVAL registers.

However, the actual output current is usually limited by the power rating of the sensing resistors:

$$I_{out, limit} = \sqrt{\frac{P_{d, max}}{R_{sense}} (rmsvalue)} \quad (4)$$

*Note:*

*The power rating of the sensing resistor determining the maximum output current is 50% of the nominal one.*

If the operative range resulting from the sensing resistors which are mounted on the board is not suitable for the application, it is possible to change these components in order to fit the requirements.

The sensing resistors should make the current control operates with a peak reference voltage between 0.2 and 0.1 volts. This way, the power dissipation on the sensing resistor is not excessive and the offset of the sensing circuitry does not affect the performance of the current control algorithm.

$$R_{sense} = \frac{0.2V}{I_{peak}} \quad (5)$$

## 5 How to change the supply configuration of the board

The configuration of the supply voltages can be changed through the jumpers from J3 to J8 as listed in [Table 7](#), [Table 8](#) and [Table 9](#).

**Table 7. VCC supply configurations**

Configuration	JP3	JP4	VSREG range	Notes
Internally generated from VS	Closed	Open	$V_{CC} + 3\text{ V}$ to 85 V	Default. VCC value is determined by the internal regulator configuration.
Internally generated from a voltage source different from VS	Open	Open	$V_{CC} + 3\text{ V}$ to VS	VCC value is determined by the internal regulator configuration. External protection diode could be required (see following).
Externally supplied (equal to VSREG)	Open	Closed	7.5 V to 15 V	External protection diode could be required (see following).

*Note:* When the VCC voltage of 7.5 V is used, the charge pump diodes should be replaced with low drop ones (suggested part BAR43SFILM). Otherwise, the resulting boot voltage could be lower than the respective UVLO threshold and the device is not operative.

When the VSREG pin is not shorted to VS (JP1 is open), particular care must be taken in order to avoid that the VBOOT voltage falls below the VSREG one (e.g., VS is floating and VSREG is supplied). If this occurs, the internal ESD diode is turned on and the device could be damaged. Adding a low drop diode between VSREG and VS protects the internal ESD diode from this event (the charge pump diodes must also be low drop type).

**Table 8. VREG supply configurations**

Configuration	JP5	JP6	VCCREG range	Notes
Internally generated from VCC	Closed	Open	$V_{CC}$	Default.
Internally generated from a voltage source different from VCC	Open	Open	6.3 V to $V_{CC}$	External protection diode could be required (see following).
Externally supplied (equal to VCCREG)	Open	Closed	3.3 V	External protection diode could be required (see following).

When the VCCREG pin is not shorted to VCC (JP3 is open), particular care must be taken to avoid that the VCC voltage falls below the VCCREG one. If this occurs, the internal ESD diode is turned on and the device could be damaged. Adding a low drop diode between VCCREG and VCC protects the internal ESD diode from this event.

**Table 9. VDD supply configurations**

Configuration	JP7	JP8	VDD range	Notes
Supplied by VREG	Closed	Open	3.3 V	Default, 3.3 V logic.
Supplied by SPI connectors	Open	Closed	3.3 V or 5 V	3.3 V when connected to the STEVAL-PCC009V2.
Supplied by VDD test point	Open	Open	3.3 V or 5 V	Must be 3.3 V if connected to the STEVAL-PCC009V2.

## 6 Daisy chaining

More demonstration boards can be connected in the daisy chain mode. To drive two or more boards in daisy chain configuration:

1. Connect the STEVAL-PCC009V2 board 10-pin connector to the SPI\_IN connector of the first demonstration board through the 10-pole flat cable.
2. Open the termination jumper (see [Section 3.1](#) and [Section 3.2](#) ).
3. Connect the SPI\_OUT connector of the first demonstration board to the SPI\_IN of the next one through the 10-pole flat cable.
4. Repeat point 2 and 3 for all the others board of the chain but the last one.
5. Check the termination jumpers of the demonstration boards: all the jumpers except the last one should be opened.

*Note:* *Increasing the number of devices connected in the chain could degrade SPI communication performances. If communication issues occur, try reducing the SPI clock speed.*


## 7 EVLPOWERSTEP01 transient thermal analysis

Test setup:

- Supply voltage  $V_S = 24\text{ V}$
- Load RL type:  $R = 3.5\ \Omega$ ,  $L = 400\ \mu\text{H}$  for each phase
- Load current  $3.5\text{ A}_{\text{rms}}$  for each phase ( $4.2\text{ A}_{\text{peak}}$ )
- The powerSTEP01 is working in full-step mode

**Figure 5. PowerSTEP01 register map**


Name	Address	Description	Value	Hex	Default
ABS_POS	01	Current Position	0 Step	<b>0</b>	0
EL_POS	02	Electrical Position	0 °	<b>0</b>	0
MARK	03	Mark Position	0 Step	<b>0</b>	0
SPEED	04	Current Speed	0 Step/s	<b>0</b>	0
ACC	05	Acceleration	2008,164 Step/s <sup>2</sup>	<b>8A</b>	8A
DEC	06	Deceleration	2008,164 Step/s <sup>2</sup>	<b>8A</b>	8A
MAX_SPEED	07	Maximum speed	991,821 Step/s	<b>41</b>	41
MIN_SPEED	08	Minimum speed and low speed optimization	0 Step/s, Low speed optimization: Disabled	<b>0</b>	0
FS_SPD	15	Full step speed	15624,985 Step/s, Full step boost: Disabled	<b>3FF</b>	27
KVAL\TVAL_HOLD	09	Holding Kval\Tval	10,55%, 218,75 mV	<b>1B</b>	29
KVAL\TVAL_RUN	0A	Constant speed Kval\Tval	10,55%, 218,75 mV	<b>1B</b>	29
KVAL\TVAL_ACC	0B	Acceleration starting Kval\Tval	10,55%, 218,75 mV	<b>1B</b>	29
KVAL\TVAL_DEC	0C	Deceleration starting Kval\Tval	10,55%, 218,75 mV	<b>1B</b>	29
INT_SPEED	0D	BEMF comp. curve intersect speed	61,512 Step/s	<b>408</b>	408
ST_SLP\T_FAST	0E	BEMF comp. curve starting slope\Fast decay timings	0,081 % s/Step, 12 μs, 8 μs	<b>35</b>	19
FN_SLP_ACC\TON_MIN	0F	BEMF comp. curve final slope (acceleration)\Minimum ON time	0,012 % s/Step, 4,5 μs	<b>8</b>	29
FN_SLP_DEC\TOFF_MIN	10	BEMF comp. curve final slope (deceleration)\Minimum OFF time	0,063 % s/Step, 21 μs	<b>29</b>	29
K_THERM	11	Thermal compensation factor	1	<b>0</b>	0
ADC_OUT	12	ADC output	0	<b>0</b>	0
OCD_TH	13	OC threshold	281,25 mV	<b>8</b>	8
STALL_TH	14	STALL threshold	531,25 mV	<b>10</b>	10
STEP_MODE	16	Step mode and sync signal setup	Adv. current control, Step mode: Full-step, Sync signal: Disabled	<b>8</b>	7
ALARM_EN	17	Alarms enables	Overcurrent, Thermal shutdown, Thermal warning, Gate driver supply UVLO, Motor supply UVLO, Stall detection, Switch turn-on event, Wrong or not performable command	<b>FF</b>	FF
GATECFG1	18	Gate driver configuration (1)	Gate current of 32 mA for 875 ns(boost: Disabled) Clock watchdog: Disabled	<b>A6</b>	0
GATECFG2	19	Gate driver configuration (2)	Blanking time: 250 ns, dead time: 125 ns	<b>20</b>	0
CONFIG	1A	IC configuration	Int. osc @16MHz (2MHz output), SW input: HardStop interrupt, External torque regulation: Disabled, Overcurrent shutdown: Enabled, VCC value: 15 V, UVLO threshold @ 11 V (10 V on boot), Voltage mode driving: fPWM = fosc x 1,25 / 1024 Current mode driving: Predictive current control: Disabled, tsw = 48 μs	<b>3388</b>	2E88
STATUS	1B	Status	Device BUSY, SW status: Open, Motor status: Stopped in Counterclockwise direction, Gate driver UVLO, Motor supply UVLO, Thermal status: OK, Overcurrent, Step-loss on bridge A, Step-loss on bridge B	<b>0</b>	0

**Figure 6. powerSTEP01 full-step phase currents**


Measured data:

- Ambient and Junction temperature
- Device power dissipation ( $P_{DUT} \cong 1.5 \text{ W}$ )


$$Z_{th}(t) = \frac{(T_j - T_{amb})}{P_{DUT}} \quad (6)$$

**Figure 7. EVLPOWERSTEP01 transient thermal impedance**


Note: The normalized chart is independent from the currents and dissipated power.

Assuming a maximum junction temperature of 150°C, the power dissipation curve is shown in the following figure.

**Figure 8. EVLPOWERSTEP01 power dissipation curve**



*Note: All the results are board-specific.*



## Revision history

**Table 10. Document revision history**

Date	Version	Changes
07-Oct-2014	1	Initial release.
24-Mar-2022	2	PowerSTEP01 added to title Moved <a href="#">Figure 3</a> and <a href="#">Figure 4</a> from <a href="#">Section 1</a> to <a href="#">Section 1.1</a> Moved <a href="#">Table 5</a> from <a href="#">Section 1</a> to <a href="#">Section 1.2</a> Added <a href="#">Section 7</a>

## Contents

<b>1</b>	<b>Board description</b> .....	<b>2</b>
1.1	EVLPOWERSTEP01 schematics .....	4
1.2	EVLPOWERSTEP01 Bill of materials .....	6
<b>2</b>	<b>Evaluation environment setup</b> .....	<b>8</b>
<b>3</b>	<b>Device configuration</b> .....	<b>9</b>
3.1	Voltage mode driving .....	9
3.2	Advanced current control .....	9
3.3	Gate drivers .....	10
3.4	Overcurrent and stall detection thresholds .....	10
3.5	Speed profile .....	10
<b>4</b>	<b>Sensing resistors</b> .....	<b>11</b>
<b>5</b>	<b>How to change the supply configuration of the board</b> .....	<b>12</b>
<b>6</b>	<b>Daisy chaining</b> .....	<b>13</b>
<b>7</b>	<b>EVLPOWERSTEP01 transient thermal analysis</b> .....	<b>14</b>
	<b>Revision history</b> .....	<b>17</b>

## List of figures

<b>Figure 1.</b>	EVLPOWERSTEP01 evaluation board . . . . .	1
<b>Figure 2.</b>	EVLPOWERSTEP01 jumper and connector locations . . . . .	2
<b>Figure 3.</b>	EVLPOWERSTEP01 schematic 1 of 2. . . . .	4
<b>Figure 4.</b>	EVLPOWERSTEP01 schematic 2 of 2. . . . .	5
<b>Figure 5.</b>	PowerSTEP01 register map . . . . .	14
<b>Figure 6.</b>	powerSTEP01 full-step phase currents . . . . .	15
<b>Figure 7.</b>	EVLPOWERSTEP01 transient thermal impedance . . . . .	15
<b>Figure 8.</b>	EVLPOWERSTEP01 power dissipation curve. . . . .	16

## List of tables

<b>Table 1.</b>	EVLPOWERSTEP01 electrical specifications . . . . .	2
<b>Table 2.</b>	Jumpers and connectors description . . . . .	2
<b>Table 3.</b>	Master SPI connector pinout (J5) . . . . .	3
<b>Table 4.</b>	Slave SPI connector pinout (J7) . . . . .	3
<b>Table 5.</b>	Bill of materials . . . . .	6
<b>Table 6.</b>	Recommended gate driving configurations . . . . .	10
<b>Table 7.</b>	VCC supply configurations . . . . .	12
<b>Table 8.</b>	VREG supply configurations . . . . .	12
<b>Table 9.</b>	VDD supply configurations . . . . .	12
<b>Table 10.</b>	Document revision history . . . . .	17

**IMPORTANT NOTICE – READ CAREFULLY**

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks](http://www.st.com/trademarks). All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved