

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002


features

- Supply Current of 40 μ A (Max)
- Battery Supply Current of 100 nA (Max)
- Precision Supply-Voltage Monitor, 1.8 V, 5 V; Other Options on Request
- Watchdog Timer With 800-ms Time-Out
- Backup-Battery Voltage Can Exceed V_{DD}
- Power-On Reset Generator With Fixed 100-ms Reset Delay Time
- Battery-OK Output
- Voltage Monitor for Power-Fail or Low-Battery Monitoring
- Manual Switchover to Battery-Backup Mode
- Chip-Enable Gating . . . 3 ns (at $V_{DD} = 5$ V)
Max Propagation Delay
- Battery-Freshness Seal
- 14-pin TSSOP Package
- Temperature Range . . . -40°C to 85°C

typical applications


- Fax Machines
- Set-Top Boxes
- Advanced Voice Mail Systems
- Portable Battery-Powered Equipment
- Computer Equipment
- Advanced Modems
- Automotive Systems
- Portable Long-Time Monitoring Equipment
- Point of Sale Equipment

TPS3610
TSSOP (PW) Package
(TOP VIEW)



ACTUAL SIZE
(5,10mm x 6,60mm)

typical operating circuit



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002


description

The TPS3610 family of supervisory circuits monitors and controls processor activity by providing backup-battery switchover for data retention of CMOS RAM. Other features include an additional power-fail comparator, low-line indication, watchdog function, battery-status indicator, manual switchover, and write protection for CMOS RAM.

The TPS3610 family allow usage of 3-V or 3.6-V lithium batteries as the backup supply in systems with, e.g., $V_{DD} = 1.8$ V. During power-on, \overline{RESET} is asserted when the supply voltage (V_{DD} or V_{BAT}) becomes higher than 1.1 V. Thereafter, the supply-voltage supervisor monitors V_{DD} and keeps \overline{RESET} output active as long as V_{DD} remains below the threshold voltage V_{IT} . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time starts after V_{DD} has risen above the threshold voltage V_{IT} . When the supply voltage drops below the threshold voltage V_{IT} , the output becomes active (low) again.

The product spectrum is designed for supply voltages of 1.8 V and 5 V. The circuits are available in a 14-pin TSSOP package. TPS3610 devices are characterized for operation over a temperature range of -40°C to 85°C .

standard and application-specific versions (see Note 1)



| APPLICATION-SPECIFIC VERSIONS, NOMINAL SUPPLY AND BATTOK VOLTAGE | | | |
|---|--|--|---|
| T_A | NOMINAL SUPPLY VOLTAGE, $V_{DD}(\text{NOM})$ (V) | NOMINAL BATTOK THRESHOLD VOLTAGE, $V_{IT}(\text{BOK})$ (V) | PACKAGED DEVICES TSSOP (PW) [†] |
| -40°C to 85°C | 1.8 | 1.6 | TPS3610U18PWR |
| | 5 | 2.4 | TPS3610T50PWR |

[†] The PW package is only available taped and reeled (indicated by the R suffix on the device type).

NOTE 1: For other NOMINAL and BATTOK voltage versions, contact your local TI sales office for availability and order lead time.



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

TRUTH TABLES

| INPUTS | | | | OUTPUTS | | | | |
|-------------------|-------------------|--------------------|---------|------------------|--------|----------------------|--------------------|--------------------|
| $V_{DD} > V_{LL}$ | $V_{DD} > V_{IT}$ | $V_{DD} > V_{BAT}$ | MSWITCH | V_{OUT} | BATTON | $\overline{LOWLINE}$ | \overline{RESET} | \overline{CEOUT} |
| 0 | 0 | 0 | 0 | V _{BAT} | 1 | 0 | 0 | DIS |
| 0 | 0 | 0 | 0 | V _{BAT} | 1 | 0 | 0 | DIS |
| 0 | 0 | 0 | 1 | V _{BAT} | 1 | 0 | 0 | DIS |
| 0 | 0 | 0 | 1 | V _{BAT} | 1 | 0 | 0 | DIS |
| 0 | 0 | 1 | 0 | V _{DD} | 0 | 0 | 0 | DIS |
| 0 | 0 | 1 | 0 | V _{DD} | 0 | 0 | 0 | DIS |
| 0 | 0 | 1 | 1 | V _{BAT} | 1 | 0 | 0 | DIS |
| 0 | 0 | 1 | 1 | V _{BAT} | 1 | 0 | 0 | DIS |
| 0 | 1 | 0 | 0 | V _{DD} | 0 | 0 | 1 | DIS |
| 0 | 1 | 0 | 0 | V _{DD} | 0 | 0 | 1 | EN |
| 0 | 1 | 0 | 1 | V _{BAT} | 1 | 0 | 1 | DIS |
| 0 | 1 | 0 | 1 | V _{BAT} | 1 | 0 | 1 | EN |
| 0 | 1 | 1 | 0 | V _{DD} | 0 | 0 | 1 | DIS |
| 0 | 1 | 1 | 0 | V _{DD} | 0 | 0 | 1 | EN |
| 0 | 1 | 1 | 1 | V _{BAT} | 1 | 0 | 1 | DIS |
| 0 | 1 | 1 | 1 | V _{BAT} | 1 | 0 | 1 | EN |
| 1 | 1 | 0 | 0 | V _{DD} | 0 | 1 | 1 | DIS |
| 1 | 1 | 0 | 0 | V _{DD} | 0 | 1 | 1 | EN |
| 1 | 1 | 0 | 1 | V _{BAT} | 1 | 1 | 1 | DIS |
| 1 | 1 | 0 | 1 | V _{BAT} | 1 | 1 | 1 | EN |
| 1 | 1 | 1 | 0 | V _{DD} | 0 | 1 | 1 | DIS |
| 1 | 1 | 1 | 0 | V _{DD} | 0 | 1 | 1 | EN |
| 1 | 1 | 1 | 1 | V _{BAT} | 1 | 1 | 1 | DIS |
| 1 | 1 | 1 | 1 | V _{BAT} | 1 | 1 | 1 | EN |

| BATTOK | | POWER-FAIL | | CHIP-ENABLE | |
|---------------------|--------|-------------------|------------------|-------------------|--------------------|
| $V_{BAT} > V_{BOK}$ | BATTOK | $PFI > V_{(PFI)}$ | \overline{PFO} | \overline{CEIN} | \overline{CEOUT} |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 |

Condition: $V_{DD} > V_{IT}$

Condition: $V_{DD} > V_{DDmin}$


Condition: Enabled



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002


functional block diagram



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

timing diagram



† MSWITCH = 0

Timing diagram shown under operation, not in freshness seal mode.

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

Terminal Functions

| TERMINAL NAME | NO. | I/O | DESCRIPTION |
|-----------------------------|-----|-----|--|
| BATTOK | 9 | O | Battery status output |
| BATTON | 6 | O | Logic output/external bypass switch driver output |
| $\overline{\text{CEIN}}$ | 5 | I | Chip-enable input |
| $\overline{\text{CEOUT}}$ | 10 | O | Chip-enable output |
| GND | 3 | I | Ground |
| $\overline{\text{LOWLINE}}$ | 11 | O | Early power-fail warning output |
| MSWITCH | 4 | I | Manual switch to force device into battery-backup mode |
| V _{OUT} | 1 | O | Supply output |
| PFI | 7 | I | Power-fail comparator input |
| $\overline{\text{PFO}}$ | 8 | O | Power-fail comparator output |
| $\overline{\text{RESET}}$ | 13 | O | Active-low reset output |
| V _{BAT} | 14 | I | Backup-battery input |
| V _{DD} | 2 | I | Input supply voltage |
| WDI | 12 | I | Watchdog timer input |

detailed description

battery freshness seal

The battery freshness seal of the TPS3610 family disconnects the backup battery from internal circuitry until it is needed. This function ensures that the backup battery connected to V_{BAT} is fresh when the final product is put to use. The following steps explain how to enable the freshness seal mode:

1. Connect V_{BAT} (V_{BAT} > V_{BATmin})
2. Ground $\overline{\text{PFO}}$
3. Connect PFI to V_{DD} (PFI = V_{DD})
4. Connect V_{DD} to power supply (V_{DD} > V_{IT}) and keep connected for 5 ms < t < 35 ms

The battery freshness seal mode is disabled by the positive-going edge of $\overline{\text{RESET}}$ when V_{DD} is applied.

BATTOK output

BATTOK is a logic feedback of the device to indicate the status of the backup battery. The supervisor checks the battery voltage every 200 ms with a voltage divider load of approximately 100 kΩ and a measurement cycle on-time of 25 μs. The measurement cycle starts after the reset is released. If the battery voltage V_{BAT} is below the negative-going threshold voltage V_{IT(BOK)}, the indicator BATTOK does a high-to-low transition. Otherwise it retains its status to V_{DD} level.




Figure 1. BATTOK Timing

detailed description (continued)

chip-enable signal gating

The internal gating of chip-enable signals, CE, prevents erroneous data from corrupting CMOS RAM during an undervoltage condition. The TPS3610 use a series transmission gate from $\overline{\text{CEIN}}$ to $\overline{\text{CEOUT}}$. During normal operation (reset not asserted), the CE transmission gate is enabled and passes all CE transitions. When reset is asserted, this path becomes disabled, preventing erroneous data from corrupting the CMOS RAM. The short CE propagation delay from $\overline{\text{CEIN}}$ to $\overline{\text{CEOUT}}$ enables TPS3610 devices to be used with most processors.

The CE transmission gate is disabled and $\overline{\text{CEIN}}$ is high-impedance (disable mode) while reset is asserted. During a power-down sequence, when V_{DD} crosses the reset threshold, the CE transmission gate is disabled and $\overline{\text{CEIN}}$ immediately becomes high impedance if the voltage at $\overline{\text{CEIN}}$ is high. If $\overline{\text{CEIN}}$ is low while reset is asserted, the CE transmission gate is disabled at the same time $\overline{\text{CEIN}}$ goes high, or 15 μs after $\overline{\text{RESET}}$ asserts, whichever occurs first. This allows the current write cycle to complete during power-down. When the CE transmission gate is enabled, the impedance of $\overline{\text{CEIN}}$ appears as a resistor in series with the load at $\overline{\text{CEOUT}}$. The overall device propagation delay through the CE transmission gate depends on V_{OUT} , the source impedance of the device connected to $\overline{\text{CEIN}}$ and the load at $\overline{\text{CEOUT}}$. To achieve minimum propagation delay, the capacitive load at $\overline{\text{CEOUT}}$ should be minimized, and a low-output-impedance driver should be used.

During disable mode, the transmission gate is off and an active pullup connects $\overline{\text{CEOUT}}$ to V_{OUT} . The pullup turns off when the transmission gate is enabled.




Figure 2. Chip-Enable Timing

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

detailed description (continued)

power-fail comparator (PFI and PFO)

An additional comparator is provided to monitor voltages other than the nominal supply voltage. The power-fail-input (PFI) is compared with an internal voltage reference of 1.15 V. If the input voltage falls below the power-fail threshold $V_{IT(PFI)}$ of typical 1.15 V, the power-fail output (\overline{PFO}) goes low. If $V_{IT(PFI)}$ goes above $V_{(PFI)}$, plus about 12-mV hysteresis, the output returns to high. By connecting two external resistors, it is possible to supervise any voltages above $V_{(PFI)}$. The sum of both resistors should be about 1 M Ω , to minimize power consumption and also to assure that the current in the PFI pin can be neglected compared with the current through the resistor network. The tolerance of the external resistors should be not more than 1% to ensure minimal variation of sensed voltage. If the power-fail comparator is unused, PFI should be connected to ground and \overline{PFO} left unconnected.

LOWLINE

The lowline comparator monitors V_{DD} with a threshold voltage typically 2% above the reset threshold (V_{IT}). For normal operation (V_{DD} above the reset threshold), $\overline{LOWLINE}$ is pulled to V_{DD} . $\overline{LOWLINE}$ can be used to provide a nonmaskable interrupt (NMI) to the processor when power begins to fall. In most battery-operated portable systems, reserve energy in the battery provides enough time to complete the shutdown routine once the low-line warning is encountered and before reset asserts. If the system must also contend with a more rapid V_{DD} fall time, such as when the main battery is disconnected or a high-side switch is opened during normal operation, a capacitor can be used on the V_{DD} line to provide enough time for executing the shutdown routine. First, the worst-case settling time (t_{sd}) required for the system to perform its shutdown routine needs to be defined. Then, using the worst-case load current (I_L) that can be drained from the capacitor, and the minimum reset threshold voltage (V_{ITmin}), the capacitor value (C_H) can be calculated as follows:

$$C_H = \frac{I_L \times t_{sd}}{V_{ITmin} \times 0.012}$$

BATTON

Most often BATTON is used as a gate drive for an external pass transistor for high-current applications. In addition, it can be used as a logic output to indicate the battery switchover status. BATTON is high when V_{OUT} is connected to V_{BAT} .

BATTON can be connected directly to the gate of a PMOS transistor (see Figure 3). No current-limiting resistor is required. If a PMOS transistor is used, it must be connected in the reverse of the traditional method (see Figure 3), which orients the body diode from V_{DD} to V_{OUT} and prevents the backup battery from discharging through the FET when its gate is high.




Figure 3. Driving an External MOSFET Transistor With BATTON

detailed description (continued)

backup-battery switchover

In case of a brownout or power failure, it may be necessary to preserve the contents of RAM. If a backup-battery is installed at V_{BAT} , the device automatically switches the connected RAM to backup power when V_{DD} fails. In order to allow the backup-battery (e.g., a 3.6-V lithium cell) to have a higher voltage than V_{DD} , these supervisors do not connect V_{BAT} to V_{OUT} when V_{BAT} is greater than V_{DD} . V_{BAT} only connects to V_{OUT} (through a 15- Ω switch) when V_{DD} falls below V_{IT} and V_{BAT} is greater than V_{DD} . When V_{DD} recovers, switchover is deferred either until V_{DD} crosses V_{BAT} , or until V_{DD} rises above the reset threshold V_{IT} . V_{OUT} connects to V_{DD} through a 1- Ω (max) PMOS switch when V_{DD} crosses the reset threshold.

FUNCTION TABLE

| $V_{DD} > V_{BAT}$ | $V_{DD} > V_{IT}$ | V_{OUT} |
|--------------------|-------------------|-----------|
| 1 | 1 | V_{DD} |
| 1 | 0 | V_{DD} |
| 0 | 1 | V_{DD} |
| 0 | 0 | V_{BAT} |




Figure 4. Normal Supply Voltage vs Backup-Battery Supply Voltage

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

detailed description (continued)

manual switchover (MSWITCH)

While operating in the normal mode from V_{DD} , the device can be forced manually to operate in battery-backup mode by connecting MSWITCH to V_{DD} . Refer to Table 1 for different switchover modes.

Table 1. Switchover Modes

| | MSWITCH | STATUS |
|---------------------|----------|-------------------------------|
| V_{DD} mode | GND | V_{DD} mode |
| | V_{DD} | Switch to battery-backup mode |
| Battery-backup mode | GND | Battery-backup mode |
| | V_{DD} | Battery-backup mode |

If the manual switchover feature is not used, MSWITCH *must* be connected to ground.

watchdog

In a microprocessor- or DSP-based system, it is important not only to supervise the supply voltage, but also to ensure correct program execution. The task of a watchdog is to ensure that the program is not stalled in an indefinite loop. The microprocessor, microcontroller or DSP has to toggle the watchdog input within typically 0.8 s to avoid the occurrence of a time-out. Either a low-to-high or a high-to-low transition resets the internal watchdog timer. If the input is unconnected, the watchdog is disabled and is retriggered internally.

saving current while using the watchdog

The watchdog input is internally driven low during the first 7/8 of the watchdog time-out period, then the input momentarily pulses high, resetting the watchdog counter. For minimum watchdog input current (minimum overall power consumption), WDI should be left low for the majority of the watchdog time-out period, and pulsed low-high-low once within 7/8 of the watchdog time-out period to reset the watchdog timer. If instead WDI is externally driven high for the majority of the timeout period, a current of, e.g., $5\text{ V}/40\text{ k}\Omega \approx 125\text{ }\mu\text{A}$, can flow into WDI.




Figure 5. Watchdog Timing

TPS3610U18, TPS3610T50

BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| | |
|--|------------------------------|
| Supply voltage, V_{DD} (see Note 2) | 7 V |
| All other pins (see Note 2) | –0.3 V to 7 V |
| Continuous output current at V_{OUT} , $I_O(V_{OUT})$ | 400 mA |
| Continuous output current (all other pins) I_O | ±10 mA |
| Continuous total power dissipation | See Dissipation Rating Table |
| Operating free-air temperature range, T_A | –40°C to 85°C |
| Storage temperature range, T_{stg} | –65°C to 150°C |
| Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

[†] Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 2: All voltage values are with respect to GND. For reliable operation the device must not be operated at 7 V for more than $t=1000h$ continuously.

DISSIPATION RATING TABLE

| PACKAGE | $T_A \leq 25^\circ\text{C}$ POWER RATING | DERATING FACTOR ABOVE $T_A = 25^\circ\text{C}$ | $T_A = 70^\circ\text{C}$ POWER RATING | $T_A = 85^\circ\text{C}$ POWER RATING |
|---------|---|---|--|--|
| PW | 700 mW | 5.6 mW/°C | 448 mW | 364 mW |

recommended operating conditions

| | MIN | MAX | UNIT |
|--|---------------------|---------------------|------------------|
| Supply voltage, V_{DD} | 1.65 | 5.5 | V |
| Battery supply voltage, V_{BAT} | 1.5 | 5.5 | V |
| Input voltage, V_I | 0 | $V_{DD}+0.3$ | V |
| High-level input voltage, V_{IH} | $0.7 \times V_{DD}$ | | V |
| Low-level input voltage, V_{IL} | | $0.3 \times V_{DD}$ | V |
| Continuous output current at V_{OUT} , I_O | | 300 | mA |
| Input transition rise and fall rate at WDI, MSWITCH, $\Delta t/\Delta V$ | | 100 | ns/V |
| Slew rate at V_{DD} or V_{BAT} | | 1 | V/ μs |
| Operating free-air temperature range, T_A | –40 | 85 | °C |



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|--|--|--|--------------------------|-----|-----|------|
| V _{OH} | High-level output voltage | $\overline{\text{RESET}}$, BAT _{TOK} | V _{DD} = 1.8 V, I _{OH} = -400 μ A | V _{DD} -0.2 V | | | V |
| | | | V _{DD} = 3.3 V, I _{OH} = -2 mA | V _{DD} -0.4 V | | | |
| | | | V _{DD} = 5 V, I _{OH} = -3 mA | V _{DD} -0.4 V | | | |
| | BAT _{TON} | V _{OUT} = 1.8 V, I _{OH} = -400 μ A | V _{OUT} -0.2 V | | | | |
| | | V _{OUT} = 3.3 V, I _{OH} = -2 mA | V _{OUT} -0.4 V | | | | |
| | | V _{OUT} = 5 V, I _{OH} = -3 mA | V _{OUT} -0.4 V | | | | |
| | $\overline{\text{LOWLINE}}$, P _{F0} | V _{DD} = 1.8 V, I _{OH} = -20 μ A | V _{DD} -0.3 V | | | | |
| | | V _{DD} = 3.3 V, I _{OH} = -80 μ A, | V _{DD} -0.4 V | | | | |
| | | V _{DD} = 5 V, I _{OH} = -120 μ A | V _{DD} -0.4 V | | | | |
| | $\overline{\text{CEOUT}}$, Enable mode, CE _{IN} = V _{OUT} | V _{OUT} = 1.8 V, I _{OH} = -1 mA | V _{OUT} -0.2 V | | | | |
| | | V _{OUT} = 3.3 V, I _{OH} = -2 mA | V _{OUT} -0.3 V | | | | |
| | | V _{OUT} = 5 V, I _{OH} = -5 mA | V _{OUT} -0.3 V | | | | |
| $\overline{\text{CEOUT}}$, Disable mode | V _{OUT} = 3.3 V, I _{OH} = -0.5 mA | V _{OUT} -0.4 V | | | | | |
| V _{OL} | Low-level output voltage | $\overline{\text{RESET}}$, $\overline{\text{PFO}}$, BAT _{TOK} , $\overline{\text{LOWLINE}}$ | V _{DD} = 1.8 V, I _{OL} = 400 μ A | | | 0.2 | V |
| | | | V _{DD} = 3.3 V, I _{OL} = 2 mA | | | 0.4 | |
| | | | V _{DD} = 5 V, I _{OL} = 3 mA | | | 0.4 | |
| | BAT _{TON} | V _{OUT} = 1.8 V, I _{OL} = 500 μ A | | | 0.2 | | |
| | | V _{OUT} = 3.3 V, I _{OL} = 3 mA | | | 0.4 | | |
| | | V _{OUT} = 5 V, I _{OL} = 5 mA | | | 0.4 | | |
| | $\overline{\text{CEOUT}}$, Enable mode, CE _{IN} = 0 V | V _{OUT} = 1.8 V, I _{OL} = 1 mA | | | 0.2 | | |
| | | V _{OUT} = 3.3 V, I _{OL} = 2 mA | | | 0.3 | | |
| | | V _{OUT} = 5 V, I _{OL} = 5 mA | | | 0.3 | | |
| | Power-up reset voltage (see Note 3) | | I _{OL} = 20 μ A, V _{BAT} > 1.1 V, OR V _{DD} > 1.1 V, | | | 0.4 | |
| V _{OUT} | Normal mode | I _O = 8.5 mA, V _{BAT} = 0 V | V _{DD} = 1.8 V, | V _{DD} -50 mV | | V | |
| | | I _O = 125 mA, V _{BAT} = 0 V | V _{DD} = 3.3 V, | V _{DD} -150 mV | | | |
| | | I _O = 200 mA, V _{BAT} = 0 V | V _{DD} = 5 V, | V _{DD} -200 mV | | | |
| | Battery-backup mode | I _O = 0.5 mA, V _{BAT} = 1.5 V | V _{DD} = 0 V, | V _{BAT} -20 mV | | | |
| | | I _O = 7.5 mA, V _{BAT} = 3.3 V | V _{DD} = 0 V, | V _{BAT} -113 mV | | | |
| | | | | | | | |

NOTE 3: The lowest supply voltage at which $\overline{\text{RESET}}$ becomes active. t_r , V_{DD} \geq 15 μ s/V



TPS3610U18, TPS3610T50

BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|----------------------------------|---|--|----------------------------------|-------------------------|-----------------------|---------------------|-----------------------|
| V _{IT} | Negative-going input threshold voltage (see Note 4) | TPS3610U18 | T _A = -40°C to 85°C | 1.68 | 1.71 | 1.74 | V |
| | | TPS3610T50 | | 4.46 | 4.55 | 4.64 | |
| V(PFI) | | PFI | | 1.13 | 1.15 | 1.17 | |
| V(BOK) | | TPS3610T50 | | 2.33 | 2.4 | 2.47 | |
| | | TPS3610U18 | | 1.55 | 1.6 | 1.65 | |
| V(LL) | | LOWLINE | | | V _{IT} +1.2% | V _{IT} +2% | V _{IT} +2.8% |
| V _{hys} | Hysteresis | V _{IT} | 1.65 V < V _{IT} < 2.5 V | 20 | | mV | |
| | | | 2.5 V < V _{IT} < 3.5 V | 40 | | | |
| | | | 3.5 V < V _{IT} < 5.5 V | 60 | | | |
| | | LOWLINE | 1.65 V < V(LL) < 2.5 V | 20 | | | |
| | | | 2.5 V < V(LL) < 3.5 V | 40 | | | |
| | | | 3.5 V < V(LL) < 5.5 V | 60 | | | |
| | | BATTOK | 1.65 V < V(BOK) < 2.5 V | 20 | | | |
| | | | 2.5 V < V(BOK) < 3.5 V | 40 | | | |
| | | | 3.5 V < V(BOK) < 5.5 V | 60 | | | |
| | | PFI | | 12 | | | |
| V _{BSW} (see Note 5) | V _{DD} = 1.8 V | 55 | | | | | |
| I _{IH} | High-level input current | WDI | WDI = V _{DD} = 5 V | 150 | | μA | |
| I _{IL} | Low-level input current | (see Note 6) | WDI = 0 V, V _{DD} = 5 V | -150 | | | |
| I _I | Input current | PFI, MSWITCH | | -25 | 25 | | nA |
| I _{OS} | Short-circuit output current | PFO | PFO = 0 V | V _{DD} = 1.8 V | -0.3 | | mA |
| | | | | V _{DD} = 3.3 V | -1.1 | | |
| | | | | V _{DD} = 5 V | -2.4 | | |
| I _{DD} | Supply current at V _{DD} | V _{OUT} = V _{DD} | | 40 | | μA | |
| | | V _{OUT} = V _{BAT} | | 40 | | | |
| I _{BAT} | Supply current at V _{BAT} | V _{OUT} = V _{DD} | | -0.1 | 0.1 | | μA |
| | | V _{OUT} = V _{BAT} | | 0.5 | | | |
| I _{Ikg} | Leakage current at \overline{CEIN} | Disable mode, V _I < V _{DD} | | ±1 | | μA | |
| r _{DS(on)} | V _{DD} to V _{OUT} on-resistance | V _{DD} = 5 V | | 0.6 | 1 | | Ω |
| | V _{BAT} to V _{OUT} on-resistance | V _{BAT} = 3.3 V | | 8 | 15 | | |
| C _i | Input capacitance | V _I = 0 V to 5 V | | 5 | | pF | |

- NOTES: 4. To ensure best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near to the supply terminals.
5. For V_{DD} < 1.6 V, V_{OUT} switches to V_{BAT} regardless of V_{BAT}
6. For details on how to optimize current consumption when using WDI. Refer to detailed description section, *watchdog*.



TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

timing requirements at $R_L = 1\text{ M}\Omega$, $C_L = 50\text{ pF}$, $T_A = -40^\circ\text{C}$ to 85°C

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-----------|-------------|-----------------|--|-----|-----|---------------|
| t_w | Pulse width | At V_{DD} | $V_{IH} = V_{IT} + 0.2\text{ V}$, $V_{IL} = V_{IT} - 0.2\text{ V}$ | 6 | | μs |
| | | At WDI | $V_{DD} = V_{IT} + 0.2\text{ V}$, $V_{IL} = 0.3 \times V_{DD}$, $V_{IH} = 0.7 \times V_{DD}$ | 100 | | ns |

switching characteristics at $R_L = 1\text{ M}\Omega$, $C_L = 50\text{ pF}$, $T_A = -40^\circ\text{C}$ to 85°C

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------------|--|--|--|-----|------|---------------|
| t_d | Delay time | $V_{DD} > V_{IT} + 0.2\text{ V}$ | 60 | 100 | 140 | ms |
| $t_{(tout)}$ | Watchdog timeout | (see timing diagram) | 0.48 | 0.8 | 1.12 | s |
| t_{PLH} | Propagation (delay) time, low-to-high-level output | 50% $\overline{\text{RESET}}$ to 50% $\overline{\text{CEOUT}}$ | | 15 | | μs |
| t_{PHL} | Propagation (delay) time, high-to-low-level output | $V_{DD} = 1.8\text{ V}$ | | 5 | 15 | ns |
| | | $V_{DD} = 3.3\text{ V}$ | | 1.6 | 5 | |
| | | $V_{DD} = 5\text{ V}$ | | 1 | 3 | |
| | | V_{DD} to $\overline{\text{RESET}}$ | $V_{IL} = V_{IT} - 0.2\text{ V}$, $V_{IH} = V_{IT} + 0.2\text{ V}$ | | 2 | 5 |
| PFI to $\overline{\text{PFO}}$ | $V_{IL} = V(\text{PFI}) - 0.2\text{ V}$, $V_{IH} = V(\text{PFI}) + 0.2\text{ V}$ | | 3 | 5 | | |
| t_t | Transition time | V_{DD} to $\overline{\text{BATTON}}$ | | | 3 | μs |

NOTE 7: Specified by design

TYPICAL CHARACTERISTICS

Table of Graphs

| | | | FIGURE |
|--------------|--|--|----------------|
| $r_{DS(on)}$ | Static drain-source on-state resistance (V_{DD} to V_{OUT}) | vs Output current | 6 |
| | Static drain-source on-state resistance (V_{BAT} to V_{OUT}) | | 7 |
| | Static drain-source on-state resistance | vs Input voltage at $\overline{\text{CEIN}}$ | 8 |
| I_{DD} | Supply current | vs Supply voltage | 9 |
| V_{IT} | Normalized threshold at $\overline{\text{RESET}}$ | vs Free-air temperature | 10 |
| V_{OH} | High-level output voltage at $\overline{\text{RESET}}$ | vs High-level output current | 11, 12 |
| | High-level output voltage at $\overline{\text{PFO}}$ | | 13, 14 |
| | High-level output voltage at $\overline{\text{CEOUT}}$ | | 15, 16, 17, 18 |
| V_{OL} | Low-level output voltage at $\overline{\text{RESET}}$ | vs Low-level output current | 19, 20 |
| | Low-level output voltage at $\overline{\text{CEOUT}}$ | | 21, 22 |
| | Low-level output voltage at $\overline{\text{BATTON}}$ | | 23, 24 |
| $t_{p(min)}$ | Minimum Pulse Duration at V_{DD} | vs Threshold overdrive at V_{DD} | 25 |
| $t_{p(min)}$ | Minimum Pulse Duration at PFI | vs Threshold overdrive at PFI | 26 |



TYPICAL CHARACTERISTICS




Figure 6




Figure 7




Figure 8




Figure 9

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

TYPICAL CHARACTERISTICS




Figure 10




Figure 11




Figure 12



TYPICAL CHARACTERISTICS




Figure 13




Figure 14




Figure 15








Figure 16

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

TYPICAL CHARACTERISTICS



TYPICAL CHARACTERISTICS




Figure 21




Figure 22




Figure 23




Figure 24

TPS3610U18, TPS3610T50 BATTERY-BACKUP SUPERVISORS FOR RAM RETENTION

SLVS327B – DECEMBER 2000 – REVISED DECEMBER 2002

TYPICAL CHARACTERISTICS




Figure 25




Figure 26



PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead/Ball Finish (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|-----------------|------|-------------|-----------------|-------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS3610T50PW | ACTIVE | TSSOP | PW | 14 | 90 | TBD | Call TI | Call TI | -40 to 85 | 3610T50 | Samples |
| TPS3610T50PWR | ACTIVE | TSSOP | PW | 14 | 2000 | TBD | Call TI | Call TI | -40 to 85 | 3610T50 | Samples |
| TPS3610U18PW | ACTIVE | TSSOP | PW | 14 | 90 | TBD | Call TI | Call TI | -40 to 85 | 3610U18 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4211284-2/G 08/15

- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated