

Description


The MK2705 provides synchronous clock generation for audio sampling clock rates derived from an MPEG stream, or can be used as a standalone clock source with a 27 MHz crystal. The device uses the latest PLL technology to provide good phase noise and long term jitter characteristics in a small 8-pin package.

Contact IDT if you have a requirement for an input and output frequency not included in this document.


Features

- Packaged in 8-pin (150 mil wide) SOIC
- Clock or crystal input
- Low phase noise
- Low jitter
- Exact (0 ppm) multiplication ratios
- Independent output voltage
- Support for 256 times sampling rate

Block Diagram



Pin Assignment



Output Clock Selection Table

| S1 | S0 | Input Frequency (MHz) | Output Frequency (MHz) |
|----|----|-----------------------|------------------------|
| 0 | 0 | 27 | 8.192 |
| 0 | 1 | 27 | 11.2896 |
| 1 | 0 | 27 | 12.288 |
| 1 | 1 | 27 | 24.576 |

Pin Descriptions

| Pin Number | Pin Name | Pin Type | Pin Description |
|------------|----------|----------|---|
| 1 | X1/REFIN | Input | Connect this pin to a 27 MHz crystal or clock input |
| 2 | VDD | Power | Power supply for crystal oscillator and PLL. |
| 3 | S0 | Input | Output frequency selection. Determines output frequency per table above. On-chip pull-up. |
| 4 | GND | Power | Connect to ground. |
| 5 | CLK | Output | Clock output. |
| 6 | S1 | Input | Output frequency selection. Determines output frequency per table above. On-chip pull-up. |
| 7 | VDDO | Power | Power supply for output stage. |
| 8 | X2 | Input | Connect this pin to a 27 MHz crystal. Leave open if using a clock input. |

Application Information

Series Termination Resistor


Clock output traces should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line and as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω.

Decoupling Capacitors

As with any high-performance mixed-signal IC, the MK2705 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of 0.01μF must be connected between each VDD and the PCB ground plane. To further guard against interfering system supply noise, the MK2705 should use one common connection to the PCB power plane as shown in the diagram on the next page. The ferrite bead and bulk capacitor help reduce lower frequency noise in the supply that can lead to output clock phase modulation.

Recommended Power Supply Connection for Optimal Device Performance



Both VDD pins must be connected to the same voltage.

Crystal Load Capacitors

If a crystal is used, the device crystal connections should include pads for capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. To reduce possible noise pickup,

use very short PCB traces (and no vias) between the crystal and device.

The value of the load capacitors can be roughly determined by the formula $C = 2(C_L - 6)$ where C is the load capacitor connected to X1 and X2, and C_L is the specified value of the load capacitance for the crystal. A typical crystal C_L is 18 pF, so $C = 2(18 - 6) = 24$ pF. Because these capacitors adjust the stray capacitance of the PCB, check the output frequency using your final layout to see if the value of C should be changed.

PCB Layout Recommendations

Observe the following guidelines for optimum device performance and lowest output phase noise:

- 1) Each 0.01μF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
- 2) The external crystal should be mounted next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 3) To minimize EMI and obtain the best signal integrity, the 33Ω series termination resistor should be placed close to the clock output.
- 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the MK2705. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the MK2705. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Item | Rating |
|-------------------------------|---------------------|
| Supply Voltage, VDD | 4.5 V |
| All Inputs and Outputs | -0.5 V to VDD+0.5 V |
| Ambient Operating Temperature | 0 to +70° C |
| Storage Temperature | -65 to +150° C |
| Junction Temperature | 175° C |
| Soldering Temperature | 260° C |

Recommended Operation Conditions

| Parameter | Min. | Typ. | Max. | Units |
|---|------|------|------|-------|
| Ambient Operating Temperature | 0 | | +70 | °C |
| Power Supply Voltage (measured in respect to GND) | +3.0 | | +3.6 | V |

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V ±10%, Ambient Temperature 0 to +70° C

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|---------------------------------|------------------|--------------------------|---------|------|------|-------|
| Operating Voltage | VDD | | 3.0 | | 3.6 | V |
| | VDDO | | 1.8 | | VDD | V |
| Input High Voltage | V _{IH} | | 2 | | | V |
| Input Low Voltage | V _{IL} | | | | 0.8 | V |
| Output High Voltage | V _{OH} | I _{OH} = -4 mA | VDD-0.4 | | | V |
| Output High Voltage | V _{OH} | I _{OH} = -20 mA | 2.4 | | | V |
| Output Low Voltage | V _{OL} | I _{OL} = 20 mA | | | 0.4 | V |
| Supply Current | I _{DD} | No Load | | 24 | | mA |
| Short Circuit Current | I _{OS} | Each output | | ±65 | | mA |
| Nominal Output Impedance | Z _{OUT} | | | 20 | | Ω |
| Input Capacitance | C _{IN} | Input pins | | 7 | | pF |
| Internal pull-up resistor value | R _{PU} | | | 120 | | kΩ |

AC Electrical Characteristics


Unless stated otherwise, $V_{DD} = 3.3\text{ V} \pm 10\%$, Ambient Temperature 0 to $+70^{\circ}\text{ C}$

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|-----------------------------|----------|-------------------------------------|------|----------|------|-------|
| Input frequency | | | | 27 | | MHz |
| Output duty cycle | t_{OD} | $V_{DD}/2$, Note 1 | 45 | 49 to 51 | 55 | % |
| Output clock rise time | t_{OR} | 20% to 80%, Note 1 | | | 1.5 | ns |
| Output clock fall time | t_{OF} | 80% to 20%, Note 1 | | | 1.5 | ns |
| Jitter, short term | | peak to peak, Note 1 | | 175 | | ps |
| Jitter, long term | | 10 us delay peak to peak, Note 1 | | 300 | | ps |
| Frequency synthesis error | | | | 0 | | ppm |
| Single sideband phase noise | | 10 kHz offset | | -110 | | dBc |

Note 1: Measured with 15 pF load

Package Outline and Package Dimensions (8-pin SOIC, 150 mil Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

| Part / Order Number | Marking | Shipping packaging | Package | Temperature |
|---------------------|----------|--------------------|------------|-------------|
| MK2705SLF | MK2705SL | Tubes | 8-pin SOIC | 0 to +70° C |
| MK2705SLFTR | MK2705SL | Tape and Reel | 8-pin SOIC | 0 to +70° C |

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.