

# **Linear Voltage Regulator** -

# **Ultra-Low Iq, Wide Input Voltage, Low Dropout**

### 50 mA

## **NCP715**


The NCP715 is 50 mA LDO Linear Voltage Regulator. It is a very stable and accurate device with ultra-low ground current consumption (4.7 µA over the full output load range) and a wide input voltage range (up to 24 V). The regulator incorporates several protection features such as Thermal Shutdown and Current Limiting.

#### **Features**

- Operating Input Voltage Range: 2.5 V to 24 V
- Fixed Voltage Options Available: 1.2 V to 5.3 V
- Ultra Low Quiescent Current: Max. 4.7 µA Over Full Load and Temperature
- ±2% Accuracy Over Full Load, Line and Temperature Variations
- PSRR: 52 dB at 100 kHz
- Noise: 190  $\mu V_{RMS}$  from 200 Hz to 100 kHz
- Thermal Shutdown and Current Limit protection
- Available in XDFN6 1.5 x 1.5 mm, SC-70 (SC-88A) and TSOP-5 **Packages**
- These are Pb-Free Devices

#### **Typical Applications**

- Portable Equipment
- Communication Systems



#### **MARKING DIAGRAMS**



CASE 711AE





SC-70-5 (SC-88A) CASE 419A









XX = Specific Device Code

М = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 19 of this data sheet.




Figure 2. Simplified Block Diagram




Figure 3. Pin Description

#### **PIN FUNCTION DESCRIPTION**

	Pin No.			
SC-70	SC-70 XDFN6 TSOP-5		Pin Name	Description
5	6	3	OUT	Regulated output voltage pin. A small 0.47 $\mu\text{F}$ ceramic capacitor is needed from this pin to ground to assure stability.
1	2	4	N/C	No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected.
2	3	1	GND	Power supply ground.
3	4	5	N/C	No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected.
-	5	-	N/C	No connection. This pin can be tied to ground to improve thermal dissipation or left disconnected.
4	1	2	IN	Input pin. A small capacitor is needed from this pin to ground to assure stability.

#### **ABSOLUTE MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Input Voltage (Note 1)	V <sub>IN</sub>	-0.3 to 24	V
Output Voltage	V <sub>OUT</sub>	-0.3 to 6	V
Output Short Circuit Duration	t <sub>SC</sub>	Indefinite	s
Maximum Junction Temperature	T <sub>J(MAX)</sub>	150	°C
Operating Ambient Temperature Range	T <sub>A</sub>	-40 to 125	°C
Storage Temperature Range	T <sub>STG</sub>	-55 to 150	°C
ESD Capability, Human Body Model (Note 2)	ESD <sub>HBM</sub>	2000	V
ESD Capability, Machine Model (Note 2)	ESD <sub>MM</sub>	200	V

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

2. This device series incorporates ESD protection and is tested by the following methods:

ESD Human Body Model tested per EIA/JESD22-A114

ESD Machine Model tested per EIA/JESD22-A115

ESD Charged Device Model tested per EIA/JESD22-C101E

- - Latch up Current Maximum Rating tested per JEDEC standard: JESD78.

#### THERMAL CHARACTERISTICS

Rating	Symbol	Value	Unit
Thermal Characteristics, SC-70 Thermal Resistance, Junction-to-Air	$R_{ heta JA}$	390	°C/W
Thermal Characteristics, XDFN6 Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	260	°C/W
Thermal Characteristics, TSOP-5 Thermal Resistance, Junction-to-Air	$R_{ heta JA}$	250	°C/W

### **ELECTRICAL CHARACTERISTICS – Voltage Version 1.2 V**

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 2.5 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{J} = +25^{\circ}C. \ (Note 5)$ 

Parameter	Test Conditions	3	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	I <sub>OUT</sub> ≤ 10 mA		V <sub>IN</sub>	2.5		24	V
	10 mA< I <sub>OUT</sub> < 50 mA			3.0		24	
Output Voltage Accuracy	2.5 V < V <sub>IN</sub> < 24 V, 0 < I <sub>OU</sub>	<sub>IT</sub> ≤ 10 mA	V <sub>OUT</sub>	1.164	1.2	1.236	V
	3.0 V < V <sub>IN</sub> < 24 V, 0 mA < I <sub>0</sub>	<sub>DUT</sub> < 50 mA	V <sub>OUT</sub>	1.164	1.2	1.236	V
	3.0 V < V <sub>IN</sub> < 24 V, 1 mA < I <sub>C</sub> -20°C < T <sub>J</sub> < 125°	<sub>DUT</sub> < 50 mA, C;	V <sub>OUT</sub>	1.176	1.2	1.224	V
Line Regulation	2.5 V ≤ V <sub>IN</sub> ≤ 24 V, I <sub>OUT</sub>	= 1 mA	Reg <sub>LINE</sub>		2		mV
Load Regulation	I <sub>OUT</sub> = 0 mA to 50 i	mA	Reg <sub>LOAD</sub>		5		mV
Dropout Voltage (Note 3)			$V_{DO}$			_	mV
Maximum Output Current	(Note 6)		I <sub>OUT</sub>	100		200	mA
	0 < I <sub>OUT</sub> < 50 mA, -40 < T <sub>A</sub> < 85°C		I <sub>GND</sub>		3.2	4.2	μΑ
	0 < I <sub>OUT</sub> < 50 mA, V <sub>IN</sub>	= 24 V				5.8	
Power Supply Rejection Ratio	$\begin{aligned} &V_{IN}=3.0 \text{ V}, V_{OUT}=1.2 \text{ V} \\ &V_{PP}=200 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10  \mu F \end{aligned}$	f = 100 kHz	PSRR		60		dB
Output Noise Voltage	V <sub>OUT</sub> = 1.2 V, I <sub>OUT</sub> = 50 mA f = 200 Hz to 100 kHz, C <sub>OUT</sub> = 10 μF		V <sub>N</sub>		65		$\mu V_{rms}$
Thermal Shutdown Temperature (Note 4)	Temperature increasing from T <sub>J</sub> = +25°C		T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 4)	Temperature falling fro	m T <sub>SD</sub>	T <sub>SDH</sub>	-	15	_	°C

Not Characterized at V<sub>IN</sub> = 3.0 V, V<sub>OUT</sub> = 1.2 V, I<sub>OUT</sub> = 50 mA.
 Guaranteed by design and characterization.
 Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>6.</sup> Respect SOA.

#### **ELECTRICAL CHARACTERISTICS - Voltage Version 1.5 V**

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 2.5 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ unless otherwise noted. \ Typical values are at T_{J} = +25^{\circ}C. \ (Note 9)$ 

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	I <sub>OUT</sub> ≤ 10 mA	V <sub>IN</sub>	2.5		24	V
	10 mA < I <sub>OUT</sub> < 50 mA		3.0		24	
Output Voltage Accuracy	2.5 V < VIN < 24 V, 0 < I <sub>OUT</sub> ≤ 10 mA	V <sub>OUT</sub>	1.455	1.5	1.545	V
	3.0 V < VIN < 24 V, 0 < I <sub>OUT</sub> < 50 mA	V <sub>OUT</sub>	1.455	1.5	1.545	V
	$\begin{array}{c} 3.0 \text{ V} < \text{V}_{\text{IN}} < 24 \text{ V}, 1 \text{ mA} < \text{I}_{\text{OUT}} < 50 \text{ mA}, \\ -20^{\circ}\text{C} < \text{T}_{\text{J}} < 125^{\circ}\text{C}; \end{array}$	V <sub>OUT</sub>	1.470	1.5	1.530	V
Line Regulation	$VOUT + 1 V \le VIN \le 24 V$ , $I_{OUT} = 1 mA$	Reg <sub>LINE</sub>		2		mV
Load Regulation	I <sub>OUT</sub> = 0 mA to 50 mA	Reg <sub>LOAD</sub>		5		mV
Dropout Voltage (Note 7)		$V_{DO}$			_	mV
Maximum Output Current	(Note 10)	l <sub>out</sub>	100		200	mA
Ground Current	0 < I <sub>OUT</sub> < 50 mA, -40 < T <sub>A</sub> < 85°C	I <sub>GND</sub>		3.2	4.2	μΑ
	0 < I <sub>OUT</sub> < 50 mA, V <sub>IN</sub> = 24 V				5.8	μΑ
Power Supply Rejection Ratio	$\begin{array}{c} V_{IN}=3.0 \text{ V, } V_{OUT}=1.5 \text{ V} \\ V_{PP}=200 \text{ mV modulation} \\ I_{OUT}=1 \text{ mA, } C_{OUT}=10  \mu F \end{array} \hspace{-0.5cm} f=100 \text{ kHz}$	PSRR		56		dB
Output Noise Voltage	$V_{OUT}$ = 1.5 V, $I_{OUT}$ = 50 mA f = 200 Hz to 100 kHz, $C_{OUT}$ = 10 $\mu$ F	V <sub>N</sub>		75		$\mu V_{rms}$
Thermal Shutdown Temperature (Note 8)	Temperature increasing from T <sub>J</sub> = +25°C	T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 8)	Temperature falling from T <sub>SD</sub>	T <sub>SDH</sub>	-	15	_	°C

Not Characterized at V<sub>IN</sub> = 3.0 V, V<sub>OUT</sub> = 1.5 V, I<sub>OUT</sub> = 50 mA.
 Guaranteed by design and characterization.
 Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
 Respect SOA.

#### **ELECTRICAL CHARACTERISTICS – Voltage Version 1.8 V**

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 2.8V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1.0 \ \mu F, \ unless \ otherwise \ noted. \ Typical \ values \ are \ at \ T_{J} = +25^{\circ}C. \ (Note \ 13)$ 

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage	Iout ≤10 mA		V <sub>IN</sub>	2.8		24	V
	10 mA < I <sub>OUT</sub> < 50 i	mA		3.0		24	
Output Voltage Accuracy	2.8 V < V <sub>IN</sub> < 24 V, 0 < I <sub>OUT</sub> < 10 mA		V <sub>OUT</sub>	1.746	1.8	1.854	V
	3.0 V < V <sub>IN</sub> < 24 V, 1 mA < I <sub>C</sub> -20°C < T <sub>J</sub> < 125°	<sub>UT</sub> < 50 mA, C;	V <sub>OUT</sub>	1.764	1.8	1.836	V
Line Regulation	3 V ≤ VIN ≤ 24 V, I <sub>OUT</sub> =	: 1 mA	Reg <sub>LINE</sub>		3		mV
Load Regulation	I <sub>OUT</sub> = 0 mA to 50 r	nA	Reg <sub>LOAD</sub>		10		mV
Dropout Voltage (Note 11)							mV
Maximum Output Current	(Note 14)		I <sub>OUT</sub>	100		200	mA
Ground Current	0 < I <sub>OUT</sub> < 50 mA, -40 < 1	<sub>A</sub> < 85°C	I <sub>GND</sub>		3.2	4.2	μΑ
	0 < I <sub>OUT</sub> < 50 mA, V <sub>IN</sub>	= 24 V				5.8	μΑ
Power Supply Rejection Ratio	$\begin{split} V_{IN} = 3.0 \text{ V}, V_{OUT} = 1.8 \text{ V} \\ V_{PP} = 200 \text{ mV modulation} \\ I_{OUT} = 1 \text{ mA, } C_{OUT} = 10 \mu\text{F} \end{split}$	f = 100 kHz	PSRR		60		dB
Output Noise Voltage		Vout = 1.8 V, lout = 50 mA f = 200 Hz to 100 kHz, C <sub>OUT</sub> = 10 μF			95		$\mu V_{rms}$
Thermal Shutdown Temperature (Note 12)	Temperature increasing from T <sub>J</sub> = +25°C		T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 12)	Temperature falling from	n T <sub>SD</sub>	T <sub>SDH</sub>	_	15	_	°C

<sup>11.</sup> Not characterized at  $V_{IN}$  = 3.0 V,  $V_{OUT}$  = 1.8 V,  $I_{OUT}$  = 50 mA 12. Guaranteed by design and characterization.

<sup>13.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>14.</sup> Respect SOA.

#### **ELECTRICAL CHARACTERISTICS - Voltage Version 2.5 V**

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{IN} = 3.5 \text{ V}$ ;  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 1.0 \ \mu\text{F}$ , unless otherwise noted. Typical values are at  $T_{J} = +25^{\circ}C$ . (Note 17)

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage	0 < I <sub>OUT</sub> < 50 mA		V <sub>IN</sub>	3.5		24	V
Output Voltage Accuracy	3.5 V < V <sub>IN</sub> < 24 V, 0 < I <sub>OUT</sub> < 50	mA	V <sub>OUT</sub>	2.45	2.5	2.55	V
Line Regulation	$V_{OUT} + 1 V \le V_{IN} \le 24 V, I_{OUT} = 1$	mA	Reg <sub>LINE</sub>		3		mV
Load Regulation	I <sub>OUT</sub> = 0 mA to 50 mA		Reg <sub>LOAD</sub>		10		mV
Dropout Voltage (Note 15)	V <sub>DO</sub> = V <sub>IN</sub> - (V <sub>OUT(NOM)</sub> - 75 m <sup>3</sup> I <sub>OUT</sub> = 50 mA	<b>v</b> )	$V_{DO}$		260	450	mV
Maximum Output Current	(Note 18)		I <sub>OUT</sub>	100		200	mA
0.00.010.0001	0 < I <sub>OUT</sub> < 50 mA, -40 < T <sub>A</sub> < 85°C		I <sub>GND</sub>		3.2	4.2	μΑ
Ground Current	0 < I <sub>OUT</sub> < 50 mA, V <sub>IN</sub> = 24 V					5.8	μΑ
Power Supply Rejection Ratio	$\begin{array}{c} \text{VIN} = 3.5 \text{ V, V}_{OUT} = 2.5 \text{ V} \\ \text{VPP} = 200 \text{ mV modulation} \\ \text{I}_{OUT} = 1 \text{ mA, C}_{OUT} = 10 \mu\text{F} \end{array}$	0 kHz	PSRR		60		dB
Output Noise Voltage	$V_{OUT}$ = 2.5 V, $I_{OUT}$ = 50 mA f = 200 Hz to 100 kHz, $C_{OUT}$ = 10 $\mu F$		V <sub>N</sub>		115		μV <sub>rms</sub>
Thermal Shutdown Temperature (Note 16)	Temperature increasing from T <sub>J</sub> = +25°C		T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 16)	Temperature falling from T <sub>SD</sub>		T <sub>SDH</sub>	-	15	-	°C

<sup>15.</sup> Characterized when V<sub>OUT</sub> falls 75 mV below the regulated voltage and only for devices with V<sub>OUT</sub> = 2.5 V.
16. Guaranteed by design and characterization.
17. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.
18. Respect SOA.

#### **ELECTRICAL CHARACTERISTICS – Voltage Version 3.0 V**

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{IN} = 4.0 \text{ V}$ ;  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 1.0 \ \mu\text{F}$ , unless otherwise noted. Typical values are at  $T_{J} = +25^{\circ}C$ . (Note 21)

Parameter	Test Conditions	Test Conditions		Min	Тур	Max	Unit
Operating Input Voltage	0 < I <sub>OUT</sub> < 50 mA	0 < I <sub>OUT</sub> < 50 mA		4.0		24	V
Output Voltage Accuracy	4.0 V < V <sub>IN</sub> < 24 V, 0< I <sub>OU</sub>	<sub>T</sub> < 50 mA	Vout	2.94	3.0	3.06	V
Line Regulation	$V_{OUT} + 1 V \le V_{IN} \le 24 V, I_{O}$	<sub>OUT</sub> = 1 mA	Reg <sub>LINE</sub>		3		mV
Load Regulation	I <sub>OUT</sub> = 0 mA to 50 r	nΑ	Reg <sub>LOAD</sub>		10		mV
Dropout voltage (Note 19)	$V_{DO} = V_{IN} - (V_{OUT(NOM)} - I_{OUT} = 50 \text{ mA}$	– 90 mV)	VDO		250	400	mV
Maximum Output Current	(Note 22)	(Note 22)		100		200	mA
Ground current	0 < I <sub>OUT</sub> < 50 mA, -40 < T	<sub>A</sub> < 85°C	IGND		3.2	4.2	μΑ
	0 < IOUT < 50 mA, VIN =	= 24 V				5.8	μΑ
Power Supply Rejection Ratio	$\begin{aligned} &V_{IN}=4.0 \text{ V, } V_{OUT}=3.0 \text{ V} \\ &V_{PP}=100 \text{ mV modulation} \\ &I_{OUT}=1 \text{ mA, } C_{OUT}=10  \mu F \end{aligned}$	f = 100 kHz	PSRR		60		dB
Output Noise Voltage	V <sub>OUT</sub> = 3 V, I <sub>OUT</sub> = 50 f = 200 Hz to 100 kHz, C <sub>OU</sub>	) mA, <sub>JT</sub> = 10 μF	Vn		135		$\mu V_{rms}$
Thermal Shutdown Temperature (Note 20)	Temperature increasing from T <sub>J</sub> = +25°C		Tsp		170		°C
Thermal Shutdown Hysteresis (Note 20)	Temperature falling from	m T <sub>SD</sub>	Tsdh	-	25	-	°C

<sup>19.</sup> Characterized when Vout falls 90 mV below the regulated voltage and only for devices with Vout = 3.0 V

<sup>20.</sup> Guaranteed by design and characterization.

<sup>21.</sup> Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>22.</sup> Respect SOA

#### **ELECTRICAL CHARACTERISTICS – Voltage Version 3.3 V**

 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$ ;  $V_{IN} = 4.3 \text{ V}$ ;  $I_{OUT} = 1 \text{ mA}$ ,  $C_{IN} = C_{OUT} = 1.0 \ \mu\text{F}$ , unless otherwise noted. Typical values are at  $T_{J} = +25^{\circ}C$ . (Note 25)

Parameter	Test Conditions	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	0 < I <sub>OUT</sub> < 50 mA	V <sub>IN</sub>	4.3		24	V
Output Voltage Accuracy	4.3 V < V <sub>IN</sub> < 24 V, 0 < I <sub>OUT</sub> < 50 mA	V <sub>OUT</sub>	3.234	3.3	3.366	V
Line Regulation	$V_{OUT} + 1 V \le V_{IN} \le 24 V$ , $I_{OUT} = 1 mA$	Reg <sub>LINE</sub>		3	10	mV
Load Regulation	I <sub>OUT</sub> = 0 mA to 50 mA	Reg <sub>LOAD</sub>		10		mV
Dropout Voltage (Note 23)	VDO = VIN - (VOUT(NOM) - 99 mV) IOUT = 50 mA	V <sub>DO</sub>		230	350	mV
Maximum Output Current	(Note 26)	I <sub>OUT</sub>	100		200	mA
Ground Current	0 < Iout < 50 mA, -40 < T <sub>A</sub> < 85°C	I <sub>GND</sub>		3.2	4.2	μΑ
	0 < Iout < 50 mA, VIN = 24 V				5.8	μΑ
Power Supply Rejection Ratio	$\begin{array}{c} V_{IN} = 4.3 \text{ V}, V_{OUT} = 3.3 \text{ V} \\ V_{PP} = 200 \text{ mV modulation} \\ I_{OUT} = 1 \text{ mA}, C_{OUT} = 10 \mu\text{F} \end{array}$	z PSRR		60		dB
Output Noise Voltage	Vout = 4.3 V, lout = 50 mA f = 200 Hz to 100 kHz, C <sub>OUT</sub> = 10 μF	V <sub>N</sub>		140		$\mu V_{rms}$
Thermal Shutdown Temperature (Note 24)	Temperature increasing from T <sub>J</sub> = +25°C	T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 24)	Temperature falling from T <sub>SD</sub>	T <sub>SDH</sub>	-	15	-	°C

<sup>23.</sup> Characterized when VouT falls 99 mV below the regulated voltage and only for devices with VouT = 3.3 V.

<sup>24.</sup> Guaranteed by design and characterization.

25. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

#### **ELECTRICAL CHARACTERISTICS – Voltage Version 5.0 V**

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 6.0 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1 \ \mu F, \ unless otherwise noted. \ Typical values are at \ T_{J} = +25^{\circ}C. \ (Note 29)$ 

Parameter	Test Conditions	Test Conditions		Min	Тур	Max	Unit
Operating Input Voltage	0 < IOUT < 50 mA	0 < Iout < 50 mA		6.0		24	V
Output Voltage Accuracy	6.0V < VIN < 24V, 0< IOUT	< 50 mA	V <sub>OUT</sub>	4.9	5.0	5.1	V
Line Regulation	Vout + 1 V ≤ Vin ≤ 24 V, Io	out = 1mA	Reg <sub>LINE</sub>		3	10	mV
Load Regulation	IOUT = 0 mA to 50 r	nA	Reg <sub>LOAD</sub>		10	30	mV
Dropout Voltage (Note 27)	VDO = VIN - (VOUT(NOM) - IOUT = 50 mA	150 mV)	V <sub>DO</sub>		230	350	mV
Maximum Output Current	(Note 30)		I <sub>OUT</sub>	90		200	mA
Ground Current	0 < Iout < 50 mA, -40 < T	<sub>A</sub> < 85°C	I <sub>GND</sub>		3.2	4.2	μΑ
	0 < IOUT < 50 mA, VIN =	= 24 V				5.8	μΑ
Power Supply Rejection Ratio	$\begin{array}{c} \text{VIN} = 6.0 \text{ V, VOUT} = 5.0 \text{ V} \\ \text{VPP} = 200 \text{ mV modulation} \\ \text{IOUT} = 1 \text{ mA, } C_{OUT} = 10 \mu\text{F} \end{array}$	f = 100 kHz	PSRR		56		dB
Output Noise Voltage	Vout = 5.0 V, lout = 5 f = 200 Hz to 100 kHz, C <sub>OL</sub>		V <sub>N</sub>		190		$\mu V_{rms}$
Thermal Shutdown Temperature (Note 28)	Temperature increasing from T <sub>J</sub> = +25°C		T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 28)	Temperature falling from	m T <sub>SD</sub>	T <sub>SDH</sub>	-	15	_	°C

<sup>27.</sup> Characterized when VouT falls 150 mV below the regulated voltage and only for devices with VouT = 5.0 V.

<sup>28.</sup> Guaranteed by design and characterization.

29. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>30.</sup> Respect SOA.

#### **ELECTRICAL CHARACTERISTICS – Voltage Version 5.3 V**

 $-40^{\circ}C \leq T_{J} \leq 125^{\circ}C; \ V_{IN} = 6.3 \ V; \ I_{OUT} = 1 \ mA, \ C_{IN} = C_{OUT} = 1 \ \mu F, \ unless otherwise noted. \ Typical values are at \ T_{J} = +25^{\circ}C. \ (Note 33)$ 

Parameter	Test Conditions		Symbol	Min	Тур	Max	Unit
Operating Input Voltage	0 < I <sub>OUT</sub> < 50 mA		V <sub>IN</sub>	6.3		24	V
Output Voltage Accuracy	6.3V < V <sub>IN</sub> < 24V, 0.1 mA< I <sub>C</sub>	<sub>OUT</sub> < 50 mA	V <sub>OUT</sub>	5.194	5.3	5.406	V
Line Regulation	$V_{OUT} + 1 V \le V_{IN} \le 24 V, I_{O}$	<sub>DUT</sub> = 1mA	Reg <sub>LINE</sub>		20	60	mV
Load Regulation	I <sub>OUT</sub> = 0.1 mA to 50	mA	Reg <sub>LOAD</sub>		20		mV
Dropout Voltage (Note 31)	$V_{DO} = V_{IN} - (V_{OUT(NOM)} - I_{OUT} = 50 \text{ mA}$	- 159 mV)	V <sub>DO</sub>		230	350	mV
Maximum Output Current	(Note 34)		I <sub>OUT</sub>	90		200	mA
Ground Current	0 < I <sub>OUT</sub> < 50 mA, -40 < T	<sub>A</sub> < 85°C	I <sub>GND</sub>		3.2	4.2	μΑ
	0 < I <sub>OUT</sub> < 50 mA, V <sub>IN</sub> :	= 24 V				5.8	μΑ
Power Supply Rejection Ratio	$\begin{array}{c} V_{IN} = 6.3 \text{ V}, V_{OUT} = 5.3 \text{ V} \\ V_{PP} = 200 \text{ mV modulation} \\ I_{OUT} = 1 \text{ mA, } C_{OUT} = 10 \mu\text{F} \end{array}$	f = 100 kHz	PSRR		55		dB
Output Noise Voltage	$V_{OUT} = 5.3 \text{ V, } I_{OUT} = 5.5 \text{ M}$ f = 200 Hz to 100 kHz, $C_{OU}$		V <sub>N</sub>		195		μV <sub>rms</sub>
Thermal Shutdown Temperature (Note 32)	Temperature increasing from T <sub>J</sub> = +25°C		T <sub>SD</sub>		170		°C
Thermal Shutdown Hysteresis (Note 32)	Temperature falling from	m T <sub>SD</sub>	T <sub>SDH</sub>	_	15	-	°C

<sup>31.</sup> Characterized when VouT falls 159 mV below the regulated voltage and only for devices with VouT = 5.3 V.

 <sup>32.</sup> Guaranteed by design and characterization.
 33. Performance guaranteed over the indicated operating temperature range by design and/or characterization production tested at T<sub>J</sub> = T<sub>A</sub> = 25°C. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

<sup>34.</sup> Respect SOA.




Figure 4. Output Voltage vs. Temperature

Figure 5. Output Voltage vs. Temperature




Figure 6. Output Voltage vs. Temperature

Figure 7. Output Voltage vs. Temperature




Figure 8. Output Voltage vs. Output Current

Figure 9. Output Voltage vs. Output Current




Figure 10. Output Voltage vs. Output Current

Figure 11. Output Voltage vs. Output Current




Figure 12. Dropout Voltage vs. Output Current




Figure 13. Dropout Voltage vs. Output Current




Figure 14. Dropout Voltage vs. Output Current




Figure 15. Ground Current vs. Input Voltage




Figure 16. Ground Current vs. Input Voltage




Figure 17. Ground Current vs. Input Voltage




Figure 18. Ground Current vs. Input Voltage




Figure 19. Quiescent Current vs. Temperature




Figure 20. Quiescent Current vs. Temperature




Figure 21. Quiescent Current vs. Temperature




Figure 22. Quiescent Current vs. Temperature




Figure 23. PSRR vs. Frequency




Figure 24. PSRR vs. Frequency




Figure 25. PSRR vs. Frequency




Figure 26. PSRR vs. Frequency




Figure 27. Output Spectral Noise Density vs. Frequency




Figure 28. Output Spectral Noise Density vs. Frequency




Figure 29. Output Spectral Noise Density vs. Frequency




Figure 30. Output Spectral Noise Density vs. Frequency




Figure 31. Line Transient Response




Figure 32. Line Transient Response




Figure 33. Line Transient Response




Figure 34. Load Transient Response




Figure 35. Load Transient Response




Figure 36. Load Transient Response




Figure 37. Input Voltage Turn-On Response




Figure 38. Input Voltage Turn-On Response




Figure 39. Input Voltage Turn-On Response

#### **APPLICATIONS INFORMATION**

The NCP715 is the member of new family of Wide Input Voltage Range Low Dropout Regulators which delivers Ultra Low Ground Current consumption, Good Noise and Power Supply Rejection Ratio Performance.

#### Input Decoupling (C<sub>IN</sub>)

It is recommended to connect at least  $0.1~\mu F$  Ceramic X5R or X7R capacitor between IN and GND pin of the device. This capacitor will provide a low impedance path for any unwanted AC signals or Noise superimposed onto constant Input Voltage. The good input capacitor will limit the influence of input trace inductances and source resistance during sudden load current changes.

Higher capacitance and lower ESR Capacitors will improve the overall line transient response.

#### Output Decoupling (COUT)

The NCP715 does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. The device is designed to be stable with standard ceramics capacitors with values of 0.47  $\mu F$  or greater up to 10  $\mu F$ . The X5R and X7R types have the lowest capacitance variations over temperature thus they are recommended.

#### Power Dissipation and Heat sinking

The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. The maximum power dissipation the NCP715 can handle is given by:

$$P_{D(MAX)} = \frac{\left[T_{J(MAX)} - T_{A}\right]}{R_{\theta JA}}$$
 (eq. 1)

The power dissipated by the NCP715 for given application conditions can be calculated from the following equations:

$$P_D \approx V_{IN} \! \left( I_{GND} \! \left( I_{OUT} \right) \right) + I_{OUT} \! \left( V_{IN} - V_{OUT} \right) \; \text{(eq. 2)}$$

or

$$V_{IN(MAX)} \approx \frac{P_{D(MAX)} + (V_{OUT} \times I_{OUT})}{I_{OUT} + I_{GND}}$$
 (eq. 3)

For reliable operation, junction temperature should be limited to +125°C maximum.

#### Hints

VIN and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCP715, and make traces as short as possible.

#### **ORDERING INFORMATION**

Device	Nominal Output Voltage	Marking	Marking Rotation	Package	Shipping <sup>†</sup>
NCP715SQ12T2G	1.2 V	5A			
NCP715SQ15T2G	1.5 V	5C			
NCP715SQ18T2G	1.8 V	5D			
NCP715SQ25T2G	2.5 V	5E	-	SC88A/SC70 (Pb-Free)	
NCP715SQ30T2G	3.0 V	5F		,	
NCP715SQ33T2G	3.3 V	5G			
NCP715SQ50T2G	5.0 V	5H			3000 or 5000 /
NCP715MX12TBG	1.2 V	Q			Tape & Reel
NCP715MX15TBG (Note 35)	1.5 V	R			(Note 35)
NCP715MX18TBG (Note 35)	1.8 V	Т			
NCP715MX25TBG (Note 35)	2.5 V	V	0°	XDFN6 1.5 x 1.5	
NCP715MX30TBG (Note 35)	3.0 V	Υ		(Pb-Free)	
NCP715MX33TBG (Note 35)	3.3 V	2			
NCP715MX50TBG (Note 35)	5.0 V	5			
NCP715MX53TBG (Note 35)	5.3 V	5	+180°	1	
NCP715SN12T1G	1.2 V	PZD	-		
NCP715SN15T1G	1.5 V	PZE	-	1	
NCP715SN18T1G	1.8 V	PZF	-	1	
NCP715SN25T1G	2.5 V	PZG	-	TSOP-5 (Pb-Free)	3000 / Tape & Reel
NCP715SN30T1G	3.0 V	PZH	-	()	
NCP715SN33T1G	3.3 V	PZJ	-		
NCP715SN50T1G	5.0 V	PZK	-		

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.
35. Products processed after October 1, 2022 are shipped with quantity 5000 units / tape & reel.





#### SC-88A (SC-70-5/SOT-353) CASE 419A-02 ISSUE M


**DATE 11 APR 2023** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. 419A-01 DBSDLETE, NEW STANDARD 419A-02
- 4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,
  PROTRUSIONS, OR GATE BURRS.MOLD FLASH, PROTRUSIONS,
  OR GATE BURRS SHALL NOT EXCEED 0.1016MM PER SIDE.


DIM	MILLIMETERS		
DIM	MIN.	N□M.	MAX.
А	0.80	0.95	1.10
A1			0.10
A3	0.20 REF		
b	0.10	0.20	0.30
C	0.10		0.25
D	1.80	2.00	2,20
Е	2.00	2.10	2.20
E1	1.15	1.25	1.35
е	0.65 BSC		
L	0.10	0.15	0.30


# 



5X b

→ 0.2 M B M





# RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

#### GENERIC MARKING DIAGRAM\*



\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

XXX = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

STYLE 1:
PIN 1. BASE
<ol><li>EMITTER</li></ol>
3. BASE
<ol><li>COLLECTOR</li></ol>
<ol><li>COLLECTOR</li></ol>

STYLE 2:
PIN 1. ANODE
2. EMITTER
3. BASE
4. COLLECTOR
5. CATHODE

STYLE 3: PIN 1. ANODE 1 2. N/C 3. ANODE 2 4. CATHODE 2 5. CATHODE 1 STYLE 4:
PIN 1. SOURCE 1
2. DRAIN 1/2
3. SOURCE 1
4. GATE 1
5. GATE 2

STYLE 5:
PIN 1. CATHODE
2. COMMON ANODE
3. CATHODE 2
4. CATHODE 3
5. CATHODE 4

STYLE 6: PIN 1. EMITTER 2 2. BASE 2 3. EMITTER 1 4. COLLECTOR STYLE 7:
PIN 1. BASE
2. EMITTER
3. BASE
4. COLLECTOR
5. COLLECTOR

STYLE 8: PIN 1. CATHODE 2. COLLECTOR 3. N/C 4. BASE

5. EMITTER

STYLE 9: PIN 1. ANODE 2. CATHODE 3. ANODE 4. ANODE 5. ANODE Note: Please refer to datasheet for style callout. If style type is not called out in the datasheet refer to the device datasheet pinout or pin assignment.

**DOCUMENT NUMBER:** 

98ASB42984B

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: SC-88A (SC-70-5/SOT-353)

PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

5. COLLECTOR 2/BASE 1



TSOP-5 **CASE 483 ISSUE N** 

**DATE 12 AUG 2020** 









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME
- CONTROLLING DIMENSION: MILLIMETERS.
  MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH
  THICKNESS. MINIMUM LEAD THICKNESS IS THE
  MINIMUM THICKNESS OF BASE MATERIAL.
- DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSION A. OPTIONAL CONSTRUCTION: AN ADDITIONAL
- TRIMMED LEAD IS ALLOWED IN THIS LOCATION. TRIMMED LEAD NOT TO EXTEND MORE THAN 0.2 FROM BODY.

	MILLIMETERS		
DIM	MIN	MAX	
Α	2.85	3.15	
В	1.35	1.65	
C	0.90	1.10	
D	0.25	0.50	
G	0.95 BSC		
Н	0.01 0.1		
J	0.10	0.26	
K	0.20	0.60	
М	0 °	10 °	
S	2 50	3.00	

#### **SOLDERING FOOTPRINT\***



<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **GENERIC MARKING DIAGRAM\***





XXX = Specific Device Code XXX = Specific Device Code

= Assembly Location = Date Code = Year = Pb-Free Package

= Work Week W

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

DOCUMENT NUMBER:	98ARB18753C	PSARB18753C Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED	
DESCRIPTION:	TSOP-5		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

D

В

F



PIN ONE REFERENCE

0.10

С

0.10 С


2X 🗀

#### XDFN6 1.5x1.5, 0.5P CASE 711AE **ISSUE B**


**DATE 27 AUG 2015** 




ALTERNATE TERMINAL CONSTRUCTIONS



**DETAIL B** ALTERNATE CONSTRUCTIONS



**TOP VIEW** 



#### NOTES:

- OTES:
  ASME Y14.5M, 1994.
  CONTROLLING DIMENSION: MILLIMETERS.
  DIMENSION & APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.10 AND 0.20mm FROM TERMINAL TIP.

	MILLIMETERS		
DIM	MIN	MAX	
Α	0.35	0.45	
A1	0.00	0.05	
A3	0.13 REF		
b	0.20	0.30	
D	1.50 BSC 1.50 BSC 0.50 BSC		
E			
е			
L	0.40	0.60	
L1		0.15	
12	0.50	0.70	

#### **GENERIC MARKING DIAGRAM\***



XXX = Specific Device Code


= Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present.

#### RECOMMENDED **MOUNTING FOOTPRINT\***



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON56376E	Electronic versions are uncontrolled except when accessed directly from the Document Re Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	XDFN6, 1.5 X 1.5, 0.5 P		PAGE 1 OF 1

ON Semiconductor and (III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

**TECHNICAL SUPPORT** North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative