# onsemi

## TinyLogic UHS D-Type, Flip-Flop with Preset and Clear

# NC7SZ74

#### Description


The NC7SZ74 is a single, D-type, CMOS flip-flop with preset and clear from **onsemi** ultra high-speed series of TinyLogic. The device is fabricated with advanced CMOS technology to achieve ultra high speed with high output drive, while maintaining low static power dissipation over a very broad  $V_{CC}$  operating range of 1.65 V to 5.5 V  $V_{CC}$ . The inputs and outputs are high impedance when  $V_{CC}$  is 0 V. Inputs tolerate voltages up to 5.5 V, independent of  $V_{CC}$  operating voltage.


The signal level applied to the D input is transferred to the Q output during the positive–going transition of the CLK pulse.

#### Features

- Ultra-High Speed: tPD 2.6 ns (Typical) into 50 pF at 5 V V<sub>CC</sub>
- High Output Drive: ±24 mA at 3 V V<sub>CC</sub>
- Broad V<sub>CC</sub> Operating Range: 1.65 V to 5.5 V
- Power Down High-Impedance Inputs/Outputs
- Over-Voltage Tolerance Inputs Facilitate 5 V to 3 V Translation
- Proprietary Noise/EMI Reduction Circuitry

#### **CONNECTION DIAGRAM**










US8 CASE 846AN

UQFN8 1.6X1.6, 0.5P CASE 523AY



SZ74, N9	= Specific Device Code	
Δ	- Accombly Site	

= Assembly Site = Wafer Lot Number

L


YW

KK XY


Ζ

- = Assembly Start Wee
- = 2-Digit Lot Run Traceability Code
- = 2-Digit Date Code Format
  - = Assembly Plant Code

#### **PIN CONFIGURATIONS**



USB (Top View)



MicroPak<sup>™</sup> (Top Through View)

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 6 of this data sheet.

#### **PIN DEFINITIONS**

Pin # US8	Pin # MicroPak	Name	Description
1	7	СК	Clock Pulse Input
2	6	D	Data Input
3	5	Q	Flip–Flop Output
4	4	GND	Ground
5	3	Q	Flip–Flop Output
6	2	CLR	Direct Clear Input
7	1	PR	Direct Preset Input
8	8	Vcc	Supply Voltage

#### FUNCTION TABLE

	Inputs			Out		
CLR	PR	D	СК	Q	Q	Function
L	Н	х	х	L	Н	Clear
Н	L	Х	х	Н	L	Preset
L	L	Х	Х	Н	Н	
Н	Н	L	$\uparrow$	L	Н	
Н	Н	Н	$\uparrow$	Н	L	
Н	Н	Х	$\downarrow$	Q <sub>n</sub>	$\overline{Q}_n$	No Change
H	= HIGH Logic Leve	el Qn = N	lo change in data	X = Immateria	al $\downarrow$ = Falling Edge	9

L = LOW Logic Level

Z = High Impedance

 $\uparrow$  = Rising Edge

#### **ABSOLUTE MAXIMUM RATINGS**

Symbol	Param	Min	Max	Unit	
V <sub>CC</sub>	Supply Voltage		-0.5	6.5	V
V <sub>IN</sub>	DC Input Voltage		-0.5	6.5	V
V <sub>OUT</sub>	DC Output Voltage		-0.5	6.5	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>IN</sub> < 0 V	-	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>OUT</sub> < 0 V	-	-50	mA
I <sub>OUT</sub>	DC Output Source/Sink Current	•	-	±50	mA
$I_{CC}$ or $I_{GND}$	DC V <sub>CC</sub> or Ground Current		-	±50	mA
T <sub>STG</sub>	Storage Temperature Range		-65	+150	°C
Т <sub>Ј</sub>	Junction Temperature Under Bias		-	+150	°C
ΤL	Junction Lead Temperature (Soldering,	10 Seconds)	-	+260	°C
P <sub>D</sub>	Power Dissipation in Still Air		500 539	mW	
ESD	Human Body Model: JEDEC:JESD22-	-	4000	V	
	Charge Device Model: JEDEC:JESD22	2-C101	-	2000	1

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage Operating		1.65	5.50	V
	Supply Voltage Data Retention		1.50	5.50	
V <sub>IN</sub>	Input Voltage		0	5.5	V
V <sub>OUT</sub> Output Voltage	Output Voltage	Active State	0	Vcc	V
		3-State	0	5.5	
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Times	$V_{CC}$ = 1.8 V, 2.5 V ±0.2 V	0	20	ns/V
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0	10	
		$V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0	5	
T <sub>A</sub>	Operating Temperature		-40	+85	°C
$\theta_{JA}$	Thermal Resistance	US8		250	°C/W
		MicroPak-8		232	7

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

NOTE: Unused inputs must be held HIGH or LOW. They may not float.

#### DC ELECTRICAL CHARACTERISTICS

				Τ <sub>4</sub>	_ = +25°	°C	T <sub>A</sub> = -40	to +85°C	
Symbol	Parameter	Vcc	Conditions	Min	Тур	Max	Min	Max	Units
V <sub>IH</sub>	HIGH Level Control	1.65 to 1.95		0.65 V <sub>CC</sub>			0.65 V <sub>CC</sub>		V
	Input Voltage	2.30 to 5.50		0.70 V <sub>CC</sub>			0.70 V <sub>CC</sub>		
V <sub>IL</sub>	LOW Level Control	1.65 to 1.95				0.35 V <sub>CC</sub>		0.35 V <sub>CC</sub>	V
	Input Voltage	2.30 to 5.50				0.30 V <sub>CC</sub>		0.30 V <sub>CC</sub>	
V <sub>OH</sub>	HIGH Level Output	1.65	VIN = VIH,	1.55	1.65		1.55		V
	Voltage	2.30	I <sub>OH</sub> = −100 μA	2.20	2.30		2.20		
		3.00		2.90	3.00		2.90		1
	4.50		4.40	4.50		4.40		1	
		1.65	I <sub>OH</sub> = -4 mA	1.29	1.52		1.29		1
		2.30	I <sub>OH</sub> = -8 mA	1.90	2.15		1.90		
	3.00	I <sub>OH</sub> = -16 mA	2.40	2.80		2.40			
	3.00	I <sub>OH</sub> = -24 mA	2.30	2.68		2.30			
		4.50	I <sub>OH</sub> = -32 mA	3.80	4.20		3.80		
V <sub>OL</sub>	LOW Level Control	1.65	$V_{IN} = V_{IH},$			0.10		0.10	V
	Output Voltage	2.30	l <sub>OL</sub> = 100 μA			0.10		0.10	
		3.00				0.10		0.10	
		4.50				0.10		0.10	
		1.65	I <sub>OL</sub> = 4 mA		0.10	0.24		0.24	
		2.30	I <sub>OL</sub> = 8 mA		0.10	0.30		0.30	
		3.00	I <sub>OL</sub> = 16 mA		0.15	0.40		0.40	
		3.00	I <sub>OL</sub> = 24 mA		0.22	0.55		0.55	
		4.50	I <sub>OL</sub> = 32 mA		0.22	0.55		0.55	
I <sub>IN</sub>	Input Leakage Current	1.65 to 5.5	$0 \le V_{IN} \le 5.5 \ V$			±0.1		±1.0	μΑ
I <sub>OFF</sub>	Power Off Leakage Current	0	$V_{IN}$ or $V_{OUT}$ = 5.5 V			1		10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	1.65 to 5.50	V <sub>IN</sub> = 5.5 V, GND			1		10	μΑ


#### AC ELECTRICAL CHARACTERISTICS

				T <sub>A</sub> = +25°C		$T_A = -40$	to +85°C			
Symbol	Parameter	V <sub>CC</sub>	Conditions	Min	Тур	Max	Min	Max	Units	3
f <sub>MAX</sub>	Maximum Clock	1.80 ±0.15	C <sub>L</sub> = 15 pF,	75			75		MHz	Figure 4
	Frequency	2.50 ±0.20	R <sub>D</sub> = 1 MΩ, S <sub>1</sub> = Open	150			150			Figure 8
		3.30 ±0.30		200			200			
		5.00 ±0.50		250			250			
		$3.30 \pm 0.50$	$C_{L} = 50 \text{ pF},$	175			175			
		5.00 ±0.50	R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open	200			200			
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	1.80 ±0.15	C <sub>L</sub> = 15 pF,		6.5	12.5		13.0	ns	Figure 4
	CK to Q, $\overline{Q}$	2.50 ±0.20	$R_D = 1 M\Omega$ , S <sub>1</sub> = Open		3.8	7.5		8.0		Figure 6
		3.30 ±0.30			2.8	6.5		7.0		
		$5.00 \pm 0.50$			2.2	4.5		5.0		
		3.30 ±0.30	$C_{L} = 50 \text{ pF},$		3.4	7.0		7.5		
		5.00 ±0.50	R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open		2.6	5.0		5.5	1	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay	1.80 ±0.15	C <sub>L</sub> = 15 pF,		6.5	14.0		14.5	ns	Figure 4
	$\overline{\text{CLR}}$ , $\overline{\text{PR}}$ to Q, $\overline{\text{Q}}$	2.50 ±0.20	$R_{L}^{-} = 1 M\Omega,$ S <sub>1</sub> = Open		3.8	9.0		9.5		Figure 6
		3.30 ±0.30			2.8	6.5		7.0		
		5.00 ±0.50	1		2.2	5.0		5.5		
		3.30 ±0.30	$C_{L} = 50 \text{ pF},$		3.4	7.0		7.5		
		5.00 ±0.50	R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open		2.6	5.0		5.5		
t <sub>S</sub>	Setup Time CK to D	1.80 ±0.15	C <sub>L</sub> = 15 pF,	6.5			6.5		ns	Figure 4
		2.50 ±0.20	$R_L = 1 M\Omega,$ $S_1 = Open$	3.5			3.5		]	Figure 7
		3.30 ±0.30		2.0			2.0			
		5.00 ±0.50	1	1.5			1.5			
		3.30 ±0.30	$C_{L} = 50 \text{ pF},$	2.0			2.0			
		5.00 ±0.50	R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open	1.5			1.5			
t <sub>H</sub>	Hold Time, CK to D	1.80 ±0.15	C <sub>L</sub> = 15 pF,	0.5			0.5		ns	Figure 4
		2.50 ±0.20	$R_L = 1 M\Omega,$ S <sub>1</sub> = Open	0.5			0.5			Figure 7
		3.30 ±0.30		0.5			0.5			
		5.00 ±0.50		0.5			0.5			
		3.30 ±0.30	$C_{L} = 50 \text{ pF},$	0.5			0.5			
		5.00 ±0.50	R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open	0.5			0.5			
tw	Pulse Width, CK,	1.80 ±0.15	C <sub>L</sub> = 15 pF,	6.0			6.0		ns	Figure 4
	PR, CLR	2.50 ±0.20	$R_L = 1 M\Omega,$ $S_1 = Open$	4.0			4.0			Figure 8
		3.30 ±0.30		3.0			3.0			
		5.00 ±0.50		2.0			2.0			
		3.30 ±0.30	C <sub>L</sub> = 50 pF,	3.0			3.0			
		5.00 ±0.50	R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open	2.0			2.0		1	
t <sub>REC</sub>	Recover Time CLR,	1.80 ±0.15	C <sub>L</sub> = 15 pF,	8.0			8.0		ns	Figure 7
	PR to CK	2.50 ±0.20	$R_{L} = 1 M\Omega,$ S <sub>1</sub> = Open	4.5			4.5		1	_
		3.30 ±0.30		3.0			3.0		1	
		5.00 ±0.50	1	3.0	1		3.0		-	
		3.30 ±0.30	C <sub>L</sub> = 50 pF,	3.0			3.0		1	
		5.00 ±0.50	- R <sub>D</sub> = 500 Ω, S <sub>1</sub> = Open	3.0			3.0		1	

				Т	<sub>A</sub> = +25°0	C	T <sub>A</sub> = -40	to +85°C		
Symbol	Parameter	V <sub>CC</sub>	Conditions	Min	Тур	Max	Min	Max	Units	Figure
C <sub>IN</sub>	Input Capacitance	0			3				pF	
C <sub>OUT</sub>	Output Capacitance	0			4				pF	
C <sub>PD</sub>	Power Dissipation	3.30			10				pF	
	Capacitance (Note 1)	5.00			12					


#### AC ELECTRICAL CHARACTERISTICS (continued)

1. C<sub>PD</sub> is defined as the value of the internal equivalent capacitance which is derived from dynamic operating current consumption (I<sub>CCD</sub>) at no output loading and operating at 50% duty cycle. CPD is related to ICCD dynamic operating current by the expression:  $I_{CCD} = (C_{PD})(V_{CC})(f_{IN}) + (I_{CC}static).$ 



2. CL includes load and stray capacitance. Input PRR = 1.0 MHz  $t_{\rm w}$  = 500 ns.





- 3. CP input = AC Waveforms  $t_r = t_f = 2.5$  ns.
- CP input PRR = 10 MHz; Duty Cycle = 50%.
  D input PRR = 5 MHz; Duty Cycle = 50%.

Figure 3. AC Test Circuit




Figure 4. AC Waveforms





Figure 5. AC Waveforms



#### Figure 6. AC Waveforms

#### NC7SZ74


#### **ORDERING INFORMATION**

Part Number	Top Mark	Package	Packing Method <sup>†</sup>
NC7SZ74K8X	SZ74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3000 Units on Tape & Reel
NC7SZ74K8X-L22236	SZ74	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3000 Units on Tape & Reel
NC7SZ74L8X	N9	8-Lead MicroPak, 1.6 mm Wide	5000 Units on Tape & Reel
NC7SZ74L8X-L22185	N9	8-Lead MicroPak, 1.6 mm Wide	5000 Units on Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D


MicroPak is a trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.






DATE 31 AUG 2016






SIDE VIEW





NOTES:

- A. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- D. LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.




DOCUMENT NUMBER:	98AON13591G	AON13591G Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	UQFN8 1.6X1.6, 0.5P	PAGE 1 OF 1					
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no warranty, representation r assume any liability arising out of the application or use of any product or cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically				


© Semiconductor Components Industries, LLC, 2019




US8 CASE 846AN ISSUE O


DATE 31 DEC 2016












#### **RECOMMENDED LAND PATTERN**

### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-187
- **B. DIMENSIONS ARE IN MILLIMETERS.**
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994.



DOCUMENT NUMBER:	98AON13778G Electronic versions are uncontrolled except when accessed directly from the Document Report Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.						
DESCRIPTION: US8 PAGE 1 OF 1							
ON Semiconductor reserves the right the suitability of its products for any pa	to make changes without further notice to an articular purpose, nor does ON Semiconducto	stries, LLC dba ON Semiconductor or its subsidiaries in the United States y products herein. ON Semiconductor makes no waranty, representation r assume any liability arising out of the application or use of any product or cidental damages. ON Semiconductor does not convey any license under	or guarantee regarding circuit, and specifically				

© Semiconductor Components Industries, LLC, 2019

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and calcular performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

#### TECHNICAL SUPPORT

onsemi Website: www.onsemi.com

Email Requests to: orderlit@onsemi.com

North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support: Phone: 00421 33 790 2910 For additional information, please contact your local Sales Representative