

# SR10x0 Hardware Design Guide



Revision 1.1

Monday 28th March, 2022

#### Abstract

This document provides information on designing UWB applications using the SPARK Microsystems SR10x0 chipsets. It is intended for system designers and integrators who require a complete overview of the hardware implementation.

# Contents

1	Hare	dware System Overview	3
	1.1	SR10x0	3
	1.2		3
	1.3		4
2	Circ	cuit Design Guidelines	5
	2.1	Power	5
		2.1.1 Main Power Supply	5
		2.1.2 Internal DC-DC	5
		2.1.3 Digital Supply	6
		2.1.4 NVM	6
		2.1.5 BIAS	6
	2.2	Clock	6
		2.2.1 Crystal Oscillator	6
		2.2.2 PLL_TUNE	6
		2.2.3 External Sources	7
	2.3	Host Interfaces	7
		2.3.1 SPI	7
		2.3.2 SHUTDOWN and RST_N	7
		2.3.3 SCAN_EN and DBG_EN	8
	2.4	RF Interface	8
3		3 Design Guidelines	٩
J	3 1	Power	a
	32		10
	3.3	SPI	10
	3.4	BF	10
	35		11
	0.0	3.5.1 PCB Lavers and Stack-up	11
		3.5.2 Power Distribution and Decoupling	12
			12
4	RF I	Design Guidelines	13
	4.1	Single Ended Output Design	13
		4.1.1 Block Diagram	13
		4.1.2 Impedance Matching	13
		4.1.3 Maximum Efficiency	13
	4.2	Differential Output	14
		4.2.1 Block Diagram	14
		4.2.2 Impedance Matching	14
		4.2.3 Maximum Efficiency	14
	4.3	RF Transmission Lines	15



5	Antennas and RF Connectors	15
6	EMI Considerations	16
7	Revisions	17

# List of Figures and Tables

1	SR10x0 Block Diagram	3
2	System Overview	3
3	SR10x0 Reference Circuit	4
4	Recommended Component List	4
5	VDD Filter	5
6	Reset Network	8
7	SR10x0 Reference Layout	9
8	An example of RF transmission lines on 2-layer and 4-layer stack-ups and comparison between the	
	track widths	11
9	track widths    1      Recommended 4-layer stack-up    1	11 12
9 10	track widths       1         Recommended 4-layer stack-up       1         Block diagram of the RF front-end       1	11 12 13
9 10 11	track widths       1         Recommended 4-layer stack-up       1         Block diagram of the RF front-end       1         Block diagram of the differential RF front-end.       1	11 12 13 14
9 10 11 12	track widths       1         Recommended 4-layer stack-up       1         Block diagram of the RF front-end       1         Block diagram of the differential RF front-end.       1         90° bended track.       1	11 12 13 14 15



# 1 Hardware System Overview

## 1.1 SR10x0

The SR10x0 family is composed of digitally programmable UWB wireless transceivers that work in the license-free UWB spectrum (SR1010: 3.1 - 5.8 GHz, SR1020: 6.0 - 9.3 GHz). The ASICs are composed of an impulse radio with an RF transmitter and receiver, power management unit, sleep counter and digital / baseband hardware, and a SPI interface.



Figure 1: SR10x0 Block Diagram

### 1.2 System Block Diagram

A system design based on SR10x0 chipsets requires a host controller to communicate with the chipsets and implement the link layer. Several passive components are required, such as resistors, capacitors, an inductor for the internal DC-DC, a crystal oscillator and RF matching components (such as a balun and antenna). If the power source output voltage isn't within the input range of the SR10x0, a voltage regulator would also be required. An example of a simplified hardware block diagram of such system is shown in Figure 2.



Figure 2: System Overview



### 1.3 Reference Circuit

The circuit schematic shown in Figure 3 could be used as a reference for the SR10x0 in a typical application. The recommended component values and part numbers are given in Table 4.



Figure 3: SR10x0 Reference Circuit

Component	Description	Value	Package
C <sub>VDD</sub>	Main supply decoupling capacitors	$2  imes 1 \mu F$	Ceramic
L <sub>DCDC</sub>	Internal DC-DC inductor	180nH	
C <sub>DCDC</sub>	Internal DC-DC decoupling capacitor	1 <i>µ</i> F	Ceramic
C <sub>LDO</sub>	Internal LDO decoupling capacitor	100nF	Ceramic
R <sub>BIAS</sub>	Internal current biasing resistor	2.2M $\Omega$ ±1%	
$C_{X1}, C_{X2}$	Crystal load capacitors	See section 2.2.1	Ceramic
R <sub>PLL1</sub>	PLL filter resistor	390k $\Omega$ $\pm$ 5%	
C <sub>PLL1</sub>	PLL filter capacitor 1	680pF	Ceramic COG (NP0)
C <sub>PLL2</sub>	PLL filter capacitor 2	68pF	Ceramic COG (NPO)

 Table 4: Recommended Component List



# 2 Circuit Design Guidelines

### 2.1 Power

#### 2.1.1 Main Power Supply

The main power feed of the SR10x0 needs to be free from digital noise to operate in the full specifications range. It is highly recommended to decouple the SR10x0 external supply from the rest of system. In the event where the SR10x0 shares the same system supply as other ICs, it is recommended to filter the input using a ferrite bead, as shown in Figure 5.



Figure 5: VDD Filter

The SR10x0 generates high-frequency noise across its specified bandwidth and therefore multiple capacitors of different values can help to maintain the decoupling impedance low throughout the frequency spectrum. In order to further reduce dependence from the generated noise, the AVDD\_3V and DVDD\_3V pins of the SR10x0 can each be decoupled with multiple capacitors of different values and the smaller value capacitors should be placed closest to the power pin.

Decoupling capacitors should be placed as close as possible to the power pins to minimize the inductive impedance created by the length of the traces. It is recommended to use 0603 size or smaller, low-ESR, surface mount capacitors. Larger packages will be less effective for decoupling as the parasitic inductance increases with size.

### 2.1.2 Internal DC-DC

The SR10x0 features an internal DC/DC converter which generates a 1V voltage on the REG\_OUT pin which is required to be feed back into the device through the DVDD\_1V and AVDD\_1V pins. The REG\_OUT pin should be connected to an LC circuit as shown in section 1.3. The external components should be placed as close as possible to the REG\_OUT pin to minimize the inductance loop and radiation.

#### CAUTION

The capacitance load on the REG\_OUT pin should be **limited to 1** $\mu$ **F**. Moreover, the inductor L<sub>DCDC</sub> connected to this pin should meet the following specifications:

- ESR < 1 ohm
- Saturation current > 200mA
- Self-resonance frequency > 200 MHz



### 2.1.3 Digital Supply

The DVDD\_1V8 pin should be decoupled externally using a 100nF capacitor, and should not be used for any other purpose. The decoupling capacitor should be placed as close as possible to the DVDD\_1V8 pin to minimize the inductive impedance created by the length of the traces.

### 2.1.4 NVM

The DVDD\_NVM pin is used for factory programming calibration data into the Non-Volatile Memory (NVM) and should be connected to GND for all applications.

### 2.1.5 BIAS

The  $\tt BIAS$  pin is used as a internal current reference. Connect this pin to a 2.2M $\Omega$   $\pm 1\%$  resistor.

### 2.2 Clock

### 2.2.1 Crystal Oscillator

The SR10x0 uses an external crystal oscillator to generate a 32.768kHz clock and run the Real Time Clock (RTC) circuit. This clock is also used to synthesize an on-chip 20.48MHz clock using a PLL which requires an external filter (see section 2.2.2). SPARK Microsystems recommends the following crystal oscillator: Abracon ABS07-120-32.768KHZ-T

Make sure to use adequate values for the load capacitors according to the selected crystal oscillator and ensure that they are placed as close as possible to the crystal pins. To find out the right capacitor value, use the following formula:

 $C_{X1}=C_{X2}=2\,\times\,C_L-(C_{PIN}+C_{PCB})$ 

where:

- C<sub>L</sub> : Crystal load capacitance (from crystal datasheet)
- C<sub>PIN</sub> : SR10x0 pin capacitance (1pF)
- C<sub>PCB</sub> : PCB parasitic capacitance (1-2pF range)

Combining the above formula with the specifications of the recommended Abracon crystal, the recommended load capacitor value would be:

 $C_{X1} = C_{X2} = 2 \times 6 - (1 + 1) = 10 pF$ 

### 2.2.2 PLL\_TUNE

The external filter circuit is important for the chipset internal timing and the PLL\_TUNE input is very sensitive to **noise** therefore should be isolated from noise sources. The grade for the capacitors used for the PLL filter should be **COG (NPO)** to minimize the piezoelectricity effect and maximize stability over the temperature range.

The filter has been validated with the circuit shown in section 1.3 and the following component values:

- R<sub>PLL1</sub> = 390k $\Omega \pm 5\%$
- C<sub>PLL1</sub> = 680pF
- C<sub>PLL2</sub> = 68pF



Note that the tolerance of R<sub>PLL1</sub> is not critical and if resistors with larger tolerance are available, they can be used instead.

### 2.2.3 External Sources

The SR10x0 can sink both the 32.768kHz crystal clock and the 20.48MHz PLL clock from an external clock signal through the XTAL\_CLK and PLL\_CLK pins respectively. If the 32.768kHz is sourced from and external clock signal, then the use of crystal oscillator is not required. These pins could also be used as outputs to monitor the internal clock signals. Please refer to the SR10x0 datasheet to see which registers should be set for these functionalities.

#### WARNING

PLL\_CLK and XTAL\_CLK pins are pulled down to ground at startup. If an external oscillator is connected to one of those pins, and if that oscillator is also used by other devices, then these might be prevented from working normally while the radio is not completely configured.

If these pins are not used, they should be left floating.

### 2.3 Host Interfaces

#### 2.3.1 SPI

The SR10x0 communicates with an external host controller through a standard Serial Peripheral Interface (SPI), which supports full-duplex mode. The SPI logic voltages track the main supply of the SR10x0, therefore ensure the SPI signals from the host do not exceed the supply voltage to avoid irreversible damage. The selected host controller SPI interface should be dedicated to the radio, in other words **the radio should be the only device connected to this SPI interface**.

The CS\_N (active-low chip select) pin should be connected to the host controller even if the SR10x0 is the only chip on the SPI bus, as this pin is used in the burst read/write protocol.

The IRQ (interrupt request) pin should be connected to a host controller interrupt pin in order to use the user configurable interrupt feature in the SR10x0.

#### 2.3.2 SHUTDOWN and RST\_N

The SHUTDOWN and RST\_N (active-low reset) pins are used to control the power states and power sequencing of the SR10x0. For more details, refer to the SR10x0 datasheet.

Connecting the SHUTDOWN and RST\_N pins to host controller GPIO pins is optional and depends on the application. If not connected to host controller GPIOs, the SHUTDOWN pin should be connected to ground, and the RST\_N pin should be connected to an RC network as suggested in Figure 6.



# SR10x0 Hardware Design Guide



Figure 6: Reset Network

The RST\_N can also be connected directly to the host controller without the need of an RC network. However, we recommend keeping a pull-up resistor on the line for situations where the host controller is not actively driving this input.

### 2.3.3 SCAN\_EN and DBG\_EN

SCAN\_EN and DBG\_EN are used exclusively by SPARK Microsystems for testing and validation during production test. Connect both these inputs to ground for proper operation, as shown in section 1.3.

### 2.4 RF Interface

The SR10x0 chip features a balanced RF port which can be connected to a differential transmission line or can be converted to a single-ended transmission line using a balun.

For more details about the RF interface and the recommended design guidelines, refer to section 4.

For antenna design and specifications, documentation is available upon request.



# 3 PCB Design Guidelines

Proper component placement and layout are essential for successful implementation and to achieve the best performances.

Figure 7 shows a proper placement and layout implementation of the SR10x0 chipset and external components. The "labelled" components are match those specified in the reference circuit shown in Figure 3. Note that the antenna shown below is specific to the SR1020 chipset.



Figure 7: SR10x0 Reference Layout

### 3.1 Power

Ground return paths to decoupling capacitors and IC pins should be as low impedance as possible. Use ground vias as close as possible to the ground pins and do not use long thin traces for ground connections. If more than one ground plane is used, connect the ground planes using vias at several points to minimize the ground impedance. Using 2 or more vias in parallel reduces the inductance of the vias significantly, so it is recommended to use parallel vias when connecting the ground pins of decoupling capacitors to the ground plane when possible.

If power is sourced through a via, the decoupling capacitor should be placed between the via and the power pin, to ensure that the high frequency noise is properly decoupled through the capacitor and not being transferred directly from the power source to the power pin.

Figure 7 shows how to properly implement an efficient decoupling for the SR10x0's power pins.



### 3.2 Clock

The crystal circuit is noise sensitive and should be isolated from noise sources. Crystal circuit components should be placed as close as possible to the SR10x0. Minimizing the length of those traces will help reduce parasitic capacitance, inductance, and interference from other sources when routing these components. Care should be taken to not to route noisy high-speed digital signals close to these components or directly below them on an inner PCB layer.

A good quality uncut ground plane should be placed on the PCB layer directly under these components to provide a low impedance return path. The ground plane will also acts as a shield that protects them against noise radiated from other sources on the other side of the board (if 4 or more PCB layers are used). Similarly, making the loop area minimal is very important for the PLL filter.

Figure 7 shows a proper PCB layout for the PLL filter and the crystal oscillator components.

### 3.3 SPI

As the SPI interface can operate at frequencies up to 50 MHz, rising and falling edges of the clock and data signals tend to be of very short duration. Rigorous signal integrity PCB layout rules should be used for a reliable data transfer on the SPI bus. The following guidelines should be considered when a frequency higher than 10MHz is implemented.

SPI trace length should be kept as short as possible. If a length longer than 20cm need to be implemented, the line propagation delay has to be considered. The trace length of the MOSI signal should match the SCK signal trace length, in order to keep the propagation delay the same between the clock and the outgoing data line. However, we recommend routing the MISO signal with the shortest length possible, to reduce the propagation delay of the return trace to the host controller, which results in a better margin for data integrity.

#### Fast SPI Mode

There is a "Fast SPI" mode available in SR10x0 chips which will help reduce the propagation delay on MISO signal, and thus allow designers to implement longer SPI trace lengths.

To enable this mode, the STDSPI bit of the **0x0E** register should be set to 0 while the SPI speed is set lower than 10MHz. Contact SPARK Microsystems for more details.

SPI signals should be routed using controlled impedance traces with a constant impedance across the path. If possible, match the impedance of the trace to the impedance of the driver. Try to minimize the use of vias when routing these signals to reduce PCB trace impedance discontinuities that would create signal reflections. If a cable is used to connect the SR10x0 and the host controller's SPI interface, extra care should be taken to apply the proper signal integrity rules.

Crosstalk should also be minimized on SPI signals. In order to do so, try to keep 3 to 4 times the dielectric height as spacing between the SPI traces. Adding ground shapes between the signals will also significantly reduce the crosstalk.

### 3.4 RF

It is important to use transmission lines with controlled impedances when designing the RF signal path on PCB. PCB manufacturers can provide more information on how to properly implement controlled impedance transmis-



sion lines based on the PCB stack-up and material. There are also various impedance calculator tools available to calculate the trace impedance based on geometry of the trace, stack-up, and materials used.

Vias should be avoided in the RF signal path as they cause an impedance discontinuity. Therefore, RF transmission lines, matching network and antenna should be placed on the same layer as the SR10x0.

It is also very important that an unbroken ground plane be placed underneath the RF signal path at the immediate next copper layer beneath the RF layer.

RF traces should be kept as straight as possible as bending can cause an impedance discontinuity. If the RF trace has to bent, use large bend radiuses and avoid sharp edges. The RF trace should also be kept as short as possible to minimize the insertion loss which increases with frequency and could attenuate the signal at UWB frequencies.

Figure 7 shows a proper RF layout.

### 3.5 General PCB Guidelines

### 3.5.1 PCB Layers and Stack-up

Selection of number of PCB layers when designing an RF circuit is an important parameter. Too few copper layers may make it very difficult or even impossible to design a PCB that follows the impedance matching and other design guidelines. It is important to use impedance control in the design and manufacturing process of the PCB as the RF transmission lines and filter / antenna design is highly dependent on the impedance of traces and layers. A proper geometry is required for transmission lines, and the geometry is highly dependent on the dielectric material, trace width, vertical distance between planes, and a solid ground plane of sufficient width.

RF traces use  $100\Omega$  differential or  $50\Omega$  single-ended transmission lines to minimize mismatch losses and reflections. Table 8 compares the width of these transmission lines for a 2-layer and 4-layer PCB. The table shows that the traces are much wider on a 2-layer PCB than a 4-layer PCB. On the 2-layer PCB, such a wide trace will cause an impedance mismatch when connecting to a small component pad.



 Table 8: An example of RF transmission lines on 2-layer and 4-layer stack-ups

 and comparison between the track widths

A 4-layer stack-up also helps with having an unbroken ground plane underneath the signal layer. By assigning the inner copper layer right beneath the component/RF-signal layer to ground, one can ensure that the RF signals



# SR10x0 Hardware Design Guide

maintain the shortest return paths possible. The uncut ground plane in a 4-layer PCB also helps with efficient capacitor decoupling, as these capacitors should have the shortest return current path possible to the chip. If another track cuts this return path, it will increase the return path's impedance and thus lower its noise decoupling efficiency. Furthermore, by assigning the 2nd inner layer to power planes, decoupling capacitors could be connected to a low impedance power source anywhere on the PCB which facilitates their placement as close as possible to the power pins of the chips.

An uncut inner ground plane also acts as a shield and can protect sensitive signals or components (such as crystals oscillator and PLL filter) from noisy signals (such as high-speed digital signals or noisy power traces) that are routed underneath them.

Figure 9 shows the recommended 4-layer stack-up that is used for SPARK Microsystems evaluation boards.



Total thickness: 1.59mm

Figure 9: Recommended 4-layer stack-up

### 3.5.2 Power Distribution and Decoupling

The SR10x0 can be powered using a 1.8V to 3.3V supply voltage. The power management section including the voltage regulators and the battery charger should ideally be placed close to the battery port and away from the noise sensitive components. This is most important when switching power circuits are used as the high switching currents will introduce both conductive and radiated noise. Proper distance and/or shielding will help minimizing the effect of the radiations on other parts of the circuit.

The best power distribution technique to minimize conductive noise is star routing. By using dedicated power routes from the power source to each system block, the RF block will get isolated from the conductive noise created by other blocks. If start routing is not possible then a series power distribution could be used with some considerations.

Power routes should be as wide as possible to minimize the inductance of the traces (power planes are preferred). Proper filtering of the power supply paths to each block also helps to minimize the effect of the generated noise from one block to the other blocks. An LC filter or ferrite beads are examples of such filtering.



# 4 RF Design Guidelines

The SR10x0 can support two antenna configurations, a single-ended antenna and a differential antenna. The RF front-end will be slightly different.

# 4.1 Single Ended Output Design

#### 4.1.1 Block Diagram

The RF front-end for single ended output consists of a transmission line, a balun and a monopole antenna.



Figure 10: Block diagram of the RF front-end

Performance is optimized when the following requirements are met:

- Impedance matching between the RF front-end and the SR10x0
- Maximized radiation efficiency
- · Minimized peak realized gain variation over frequency
- Maximize radiation pattern omnidirectionality

The first two requirements will be discussed in this document.

### 4.1.2 Impedance Matching

Maximum power will be received by providing wideband matching between the SR10x0 and the RF front-end. The input impedance of the balun (i.e.  $Z_{in2}$ ) is usually matched to a balanced 100 $\Omega$ . However, the output impedance of the SR10x0 (i.e.  $Z_{out1}$ ) is not exactly a balanced 100 $\Omega$ .

In order to minimize losses due to impedance mismatch, it is recommended to use the SR10x0 S-parameter (S2P) files (provided by SPARK Microsystems) and those provided by the balun manufacturer to tune the interconnecting transmission line for optimal impedance matching.

#### 4.1.3 Maximum Efficiency

Due to the high frequency operation of UWB radio systems, any loss should be minimized as much as possible in the RF front-end. These losses include the return loss, insertion loss, transmission line losses (dielectric and ohmic losses).

Insertion loss and bandwidth are the most important factors to consider when chosing a chipset or PCB balun. SPARK microsystems suggests the Anaren (BD60120N50100AHF) for the SR1020 and the TDK (HHM1595A1) for the SR1010.

Moreover, the antenna should have a high radiation efficiency of above 80% over the whole frequency band of interest.



### 4.2 Differential Output

#### 4.2.1 Block Diagram

The RF front-end for a differential antenna system consists of a feed line and a balanced antenna.



Figure 11: Block diagram of the differential RF front-end.

Performance is optimized when the following requirements are met:

- Impedance matching between the RF front-end and the SR10x0
- Maximized radiation efficiency
- · Minimized peak realized gain variation over frequency
- Maximum peak gain of 4.5 dBi

The first two requirements will be discussed in this document.

### 4.2.2 Impedance Matching

Maximum power will be received by providing wideband matching between the SR10x0 and the RF front-end. The output impedance of the SR10x0 radio chipset (i.e.  $Z_{out1}$ ) is not exactly a balanced 100 $\Omega$ . However, connecting a 100 $\Omega$  differential antenna may still result in acceptable performance.

In order to fully optimize the RF front-end in terms of impedance matching, it is recommended to use the SR10x0 S-parameter (S2P) files (provided by SPARK Microsystems) to tune the differential transmission line so that the impedance observed from the output of the feed line matches that of the antenna.

#### 4.2.3 Maximum Efficiency

Due to the high frequency operation of UWB radio systems, any loss should be minimized as much as possible in the RF front-end. These losses include the return loss, radiation losses, and transmission line losses (dielectric and ohmic losses). The antenna feedline should be designed as short as possible and transmission line bends should be avoided to minimize such losses.

Moreover, the antenna should have a high radiation efficiency of above 80% over the whole UWB frequency band of interest.



### 4.3 RF Transmission Lines

High frequency transmission line design is optimized when the following guidelines are followed:

- The dimensions (width/length) of the RF transmission lines should be controlled based on the dielectric constant and the PCB stackup.
- The RF transmission line should be deployed on the same layer as the SR10x0 radio chip. Using vias in the RF path should be avoided.
- The soldermask should be removed above the transmission lines to minimize loss and impedance change.
- Minimize insertion loss by keeping the tracks as short as possible.
- Bends with 90° angle on the transmission line should be avoided as it will result in radiation and add unwanted reflections. Instead, curved transmission lines with a large radius (Min radius = width of the trace) should be used if needed as demonstrated in Figures 12 and 13.
- For coplanar waveguide traces, use as many vias as possible near the tracks and place them as close as possible to the gap between the trace and ground plane.



Figure 12: 90° bended track.



Figure 13: Curved bended track.

# 5 Antennas and RF Connectors

The UWB antenna needs to be placed away from the copper layers of the PCB and other components. This means that the best place for the antenna and the RF circuitry is usually at one end of the PCB. The recommended placement for I/O and power terminals is as far away as possible from the antenna, as leads and wires to these terminals can act as antennas. It is also worth noting that if other wireless technologies are being used, their antennas should not share the same area as the UWB antenna, and should be placed away from it.

That being said, we do not recommend inserting a RF connector (for cabled testing) in this area either. If you want to perform cabled testing instead of wireless testing, we strongly recommend a second PCB version with a RF connector in place of the antenna. Be sure that the RF connector and cable meet the frequency requirements of this application.

For more information regarding antenna design for the SR10x0 chipsets, documentation is available upon request.





# 6 EMI Considerations

Electromagnetic Interferences (EMI) can degrade the performance of the SR10x0 radio chipset. The board designer should make sure:

- · Near-by signals are not routed over split reference planes
- High-frequency signals always have a ground reference plane
- · All current loops are as small as possible
- · Keep low-inductance paths for decoupling and keep ceramic capacitors close to power pins
- Use ground planes on all layers of the PCB and shield internal traces with plenty of stitching vias.

For more information regarding EMC/EMI guidelines for the SR10x0 chipsets, documentation is available upon request.



# 7 Revisions

Revision	Changes
1.1	Formatting and figures update, multiple text corrections and improvements
1.0	Initial Release



### **IMPORTANT NOTICE – PLEASE READ CAREFULLY**

SPARK Microsystems International Inc. and its subsidiaries ("SPARK") reserve the right to make changes, corrections, enhancements, modifications, and improvements to SPARK products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on SPARK products before placing orders. SPARK products are sold pursuant to SPARK's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of SPARK products and assumes no liability for application assistance or the design of the Purchasers' products.

No license, expressed or implied, to any intellectual property right is granted by SPARK herein.

Resale of SPARK products with provisions different from the information set forth herein shall void any warranty granted by SPARK for such product.

Information in this document supersedes and replaces information previously supplied in any prior version of this document.

©2022 SPARK Microsystems – All rights reserved