



# **ORIENT DISPLAY**

Your Total LCD Solution Provider

## Specification for OLED

### AOC160128A0-1.69W

Revision O



AO	Orient Display Passive Matrix OLED
C	Color
160128	Resolution 160 x 128
A0	Revision A0
1.69	Diagonal: 1.69", Module: 39.90 x 48.50 x 1.60 mm
W	Top: -40~+70°C; Tstr: -40~+85°C
/	All Viewing Angle
/	Controller <a href="#">SEPS525</a> Or Compatible
/	8-/9-bit 68XX/80XX Parallel, 4-wire SPI, 6-bit RGB I/F
/	Response time 10μs
/	ZIF FPC



### Revised History

Part Number	Revision	Revision Content	Revised on
AOC160128A0-1.69W	A	New	March 21, 2013

## Contents

1. Basic Specifications.....	4
2. Absolute Maximum Ratings.....	9
3. Optics & Electrical Characteristics.....	10
4. Functional Specification.....	16
5. Reliability.....	20
6. Outgoing Quality Control Specifications.....	21
7. Package Specifications.....	25
8. Precautions When Using These OEL Display Modules.....	26

# 1. Basic Specifications


## 1.1 Display Specifications

- 1) Display Mode : Passive Matrix
- 2) Display Color : 262,144 Colors (Maximum)
- 3) Drive Duty : 1/48 Duty


## 1.2 Mechanical Specifications

- 1) Outline Drawing : According to the annexed outline drawing
- 2) Number of Pixels : 160 (RGB) × 128
- 3) Module size : 39.90 × 48.50 × 1.60 (mm)
- 4) Panel Size : 39.90 × 34.00 × 1.60 (mm) including "Glare Polarizer"
- 5) Active Area : 33.575 × 26.864 (mm)
- 6) Pixel Pitch : 0.07 × 0.21 (mm)
- 7) Pixel Size : 0.045 × 0.194 (mm)
- 8) Weight : 4.55 (g) ±10%

## 1.3 Active Area / Memory Mapping & Pixel Construction



# 1.4 Mechanical Drawing



TITLE	OLED	PART NO.	AOC160128A0-1.69W
REV.	A	CUSTOMER NO.	AOC160128A0-1.69W
SCALE	FT	UNIT	mm
ROHS/REACH COMPLIANT	YES	CUSTOMER'S APPROVAL	
DATE	APR-27-2012	UNMARKED TOLERANCE	±0.3mmIT

REV.	A	FIRST ISSUE	DESCRIPTION
1			
2			
3			
4			
5			
6			


## 1.5 Pin Definition

Pin Number	Symbol	I/O	Function
<b>Power Supply</b>			
31	VDD	P	<b>Power Supply for Operation</b> This is a voltage supply pin. It must be connected to external source & always be equal to or higher than $V_{DDIO}$ .
8	VDDIO	P	<b>Power Supply for I/O Pin</b> This pin is a power supply pin of I/O buffer. It should be connected to $V_{DD}$ or external source. All I/O signal should have $V_{TH}$ reference to $V_{DDIO}$ . When I/O signal pins (CPU, PS, D17~D9, control signals...) pull high, they should be connected to $V_{DDIO}$ .
30	VSS	P	<b>Ground of Logic Circuit</b> This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
3, 33	VDDH	P	<b>Power Supply for OEL Panel</b> These are the most positive voltage supply pins of the chip. They must be connected to external source.
2, 34 4, 32	VSDH VSSH	P	<b>Ground of OEL Panel</b> These are the ground pins for analog circuits. They must be connected to external ground. VSDH: Segment (Data Driver) VSSH: Common (Scan Driver)
<b>Driver</b>			
5	IREF	I/O	<b>Current Reference for Brightness Adjustment</b> This is the current reference pin to generate precharge and driving current. A <b>68K<math>\Omega</math></b> resistor should be connected between this pin and $V_{SS}$ .
<b>Clock</b>			
7 6	OSCA1 OSCA2	I O	<b>Fine Adjustment for Oscillation</b> The frequency is controlled by external <b>5.1k<math>\Omega</math></b> resistor between OSCA1 and OSCA2. The oscillator signal is used for system clock generation. When the external clock mode is selected, OSCA1 is used external clock input.
<b>RGB Interface</b>			
9	VSYNCO	O	<b>Vertical Synchronization Triggering Signal</b> While using MCU interface, it must be floating.
10	VSYNC	I	<b>Vertical Synchronization Input</b> While using MCU interface, it must be connected to $V_{DD}$ .
11	HSYNC	I	<b>Horizontal Synchronization Input</b> While using MCU interface, it must be connected to $V_{DD}$ .
12	DOTCLK	I	<b>Dot Clock Input</b> While using MCU interface, it must be connected to $V_{DD}$ .
13	ENABLE	I	<b>Video Enable Input</b> While using MCU interface, it must be connected to $V_{DD}$ .
<b>Interface</b>			
14	CPU	I	<b>Select the CPU Type</b> Low: 80XX-Series MCU High: 68XX-Series MCU.
15	PS	I	<b>Select Parallel/Serial Interface Type</b> Low: Serial Interface High: Parallel Interface
29	RESETB	I	<b>Power Reset for Controller and Driver</b> This pin is reset signal input. When the pin is low, initialization of the chip is executed. Keep this pin pull high during normal operation.
26	CSB	I	<b>Chip Select</b> Low: SEPS525 is selected and can be accessed. High: SEPS525 is not selected and cannot be accessed.
25	RS	I	<b>Data/Command Control</b> Low: Command High: Parameter/Data

### 1.5 Pin Definition (Continued)

Pin Number	Symbol	I/O	Function						
<b>Interface (Continued)</b>									
27	RDB	I	<b>Read or Read/Write Enable</b> 68XX Parallel Interface: Bus Enabled Strobe(Active High) 80XX Parallel Interface: Read Strobe Signal(Active Low) While using serial interface, it must be connected to V <sub>DD</sub> or V <sub>SS</sub> .						
28	WRB	I	<b>Write or Read/Write Select</b> 68XX Parallel Interface: Read (Low)/Write (High) Select 80XX Parallel Interface: Write Strobe Signal(Active Low) While using serial interface, it must be connected to V <sub>DD</sub> or V <sub>SS</sub> .						
16~24	D17~D9	I/O	<b>Host Data Input/Output Bus</b> These pins are 9-bit bi-directional data bus to be connected to the microprocessor's data bus. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>PS</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>D[17] SCL: Synchronous Clock Input D[16] SDI: Serial Data Input D[15] SDO: Serial Data Output</td> </tr> <tr> <td>1</td> <td>9-bit Bus: D[17:9] 8-bit Bus: D[17:10]</td> </tr> </tbody> </table> While using serial interface, the unused pins must be connected to V <sub>SS</sub> .	PS	Description	0	D[17] SCL: Synchronous Clock Input D[16] SDI: Serial Data Input D[15] SDO: Serial Data Output	1	9-bit Bus: D[17:9] 8-bit Bus: D[17:10]
PS	Description								
0	D[17] SCL: Synchronous Clock Input D[16] SDI: Serial Data Input D[15] SDO: Serial Data Output								
1	9-bit Bus: D[17:9] 8-bit Bus: D[17:10]								
<b>Reserve</b>									
1, 35	N.C. (GND)	-	<b>Reserved Pin (Supporting Pin)</b> The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground as the ESD protection circuit.						

## 1.6 Block Diagram



MCU Interface Selection : Base on CPU、PS connection and Register setting (14h & 16h).

Pins connected to MCU interface : D17~D9, RS, CSB, RDB, WRB, and RESETB.

Pins connected to RGB interface : D17~D12, VSYNC, HSYNC, DOTCLK, and ENABLE.

EIM=1(default)

Interface mode	PS	CPU	DFM1	DFM0	D17	D16	D15	D14	D13	D12	D11	D10	D9	RS	CSB	RDB	WRB	RESETB
4-wire SPI	0	X	X	X	SCL	SDI	NC	0	0	0	0	0	0	RS	0	0	0	RESETB
80xx parallel 9 bit	1	0	1	0	D8	D7	D6	D5	D4	D3	D2	D1	D0	RS	CSB	RDB	WRB	RESETB
80xx parallel 8 bit	1	0	1	1	D7	D6	D5	D4	D3	D2	D1	D0	0	RS	CSB	RDB	WRB	RESETB
68xx parallel 9 bit	1	1	1	0	D8	D7	D6	D5	D4	D3	D2	D1	D0	RS	CSB	E	R/W	RESETB
68xx parallel 8 bit	1	1	1	1	D7	D6	D5	D4	D3	D2	D1	D0	0	RS	CSB	E	R/W	RESETB

EIM=0

Interface mode	RIM1	RIM0	D17	D16	D15	D14	D13	D12	D11	D10	D9	VSYNC	HSYNC	DOTCLK	ENABLE
6-bit RGB interface	1	0	D5	D4	D3	D2	D1	D0	0	0	0	VSYNC	HSYNC	DOTCLK	ENABLE

Note:

- DFM1、DFM0 setting by Register 16h
- EIM、RIM1、RIM0 setting by Register 14h
- "X" : Don't care, "NC" : Non-connection  
 "1" : Connect to VDD or set to High level.  
 "0" : Connect to GND or set to Low Level.



## 2. Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	$V_{DD}$	-0.3	4	V	1, 2
Supply Voltage for I/O Pins	$V_{DDIO}$	-0.3	4	V	1, 2
Supply Voltage for Display	$V_{DDH}$	-0.3	16	V	1, 2
Operating Temperature	$T_{OP}$	-40	70	°C	3
Storage Temperature	$T_{STG}$	-40	85	°C	3
Life Time (75 cd/m <sup>2</sup> )		10,000	-	hour	4
Life Time (60 cd/m <sup>2</sup> )		15,000	-	hour	4
Life Time (45 cd/m <sup>2</sup> )		20,000	-	hour	4

Note 1: All the above voltages are on the basis of " $V_{SS} = 0V$ ".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 3. "Optics & Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

Note 3: The defined temperature ranges do not include the polarizer. The maximum withstood temperature of the polarizer should be 80°C.

Note 4:  $V_{DDH} = 14.0V$ ,  $T_a = 25^\circ C$ , 50% Checkerboard.

Software configuration follows Section 4.4 Initialization.

End of lifetime is specified as 50% of initial brightness reached. The average operating lifetime at room temperature is estimated by the accelerated operation at high temperature conditions.

### 3. Optics & Electrical Characteristics

#### 3.1 Optics Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Brightness	$L_{br}$	Note 5	60	75	-	cd/m <sup>2</sup>
C.I.E. (White)	(x)	C.I.E. 1931	0.26	0.30	0.34	
	(y)		0.29	0.33	0.37	
C.I.E. (Red)	(x)	C.I.E. 1931	0.60	0.64	0.68	
	(y)		0.30	0.34	0.38	
C.I.E. (Green)	(x)	C.I.E. 1931	0.27	0.31	0.35	
	(y)		0.58	0.62	0.66	
C.I.E. (Blue)	(x)	C.I.E. 1931	0.10	0.14	0.18	
	(y)		0.12	0.16	0.20	
Dark Room Contrast	CR		-	>10,000:1	-	
Viewing Angle			-	Free	-	degree

\* Optical measurement taken at  $V_{DD} = 2.8V$ ,  $V_{DDH} = 14.0V$ .  
Software configuration follows Section 4.4 Initialization.

#### 3.2 DC Characteristics

Characteristics	Symbol	Conditions	Min	Typ	Max	Unit
Supply Voltage for Operation	$V_{DD}$		2.6	2.8	3.3	V
Supply Voltage for I/O Pins	$V_{DDIO}$		1.6	2.8	$V_{DD}$	V
Supply Voltage for Display	$V_{DDH}$	Note 5	13.5	14.0	14.5	V
High Level Input	$V_{IH}$		$0.8 \times V_{DD}$	-	$V_{DD}$	V
Low Level Input	$V_{IL}$		0	-	0.4	V
High Level Output	$V_{OH1}$	$I_{OH} = -0.4mA$	$V_{DD}-0.4$	-		V
	$V_{OH2}$	$I_{OH} = -0.4mA$				V
Low Level Output	$V_{OL1}$	$I_{OL} = -0.1mA$		-	0.4	V
	$V_{OL2}$	$I_{OL} = -0.1mA$				V
Operating Current for $V_{DD}$	$I_{DD}$		-	2.5	3.5	mA
Operating Current for $V_{DDH}$	$I_{DDH}$	Note 6	-	10.5	13.2	mA
		Note 7	-	14.9	18.6	mA
		Note 8	-	26.2	32.8	mA
Sleep Mode Current for $V_{DD}$	$I_{DD, SLEEP}$		-	3	5	$\mu A$
Sleep Mode Current for $V_{DDH}$	$I_{DDH, SLEEP}$		-	1	5	$\mu A$

Note 5: Brightness ( $L_{br}$ ) and Supply Voltage for Display ( $V_{DDH}$ ) are subject to the change of the panel characteristics and the customer's request.

Note 6:  $V_{DD} = 2.8V$ ,  $V_{DDH} = 14.0V$ , 30% Display Area Turn on.

Note 7:  $V_{DD} = 2.8V$ ,  $V_{DDH} = 14.0V$ , 50% Display Area Turn on.

Note 8:  $V_{DD} = 2.8V$ ,  $V_{DDH} = 14.0V$ , 100% Display Area Turn on.

\* Software configuration follows Section 4.4 Initialization.


### 3.3 AC Characteristics


#### 3.3.1 68XX-Series MPU Parallel Interface Timing Characteristics:

( $V_{DD} = 2.8V, T_a = 25^\circ C$ )

Symbol	Description	Min	Max	Unit	Port	
$t_{AH6}$	Address Setup Timing	(Read)	10	-	ns	CSB RS
		(Write)	5	-	ns	
$t_{AS6}$	Address Hold Timing	(Read)	10	-	ns	CSB RS
		(Write)	5	-	ns	
$t_{CYC6}$	System Cycle Timing	(Read)	200	-	ns	E
		(Write)	100	-	ns	
$t_{ELR6}$	Read "L" Pulse Width	90	-	ns	E	
$t_{EHR6}$	Read "H" Pulse Width	90	-	ns		
$t_{ELW6}$	Write "L" Pulse Width	45	-	ns		
$t_{EHW6}$	Write "H" Pulse Width	45	-	ns		
$t_{RDD6}$	Read Data Output Delay Time	0	70	ns	D[17:9]	
$t_{RDH6}$	Data Hold Timing	0	70	ns		
$t_{DS6}$	Write Data Setup Timing	40	-	ns		
$t_{DH6}$	Write Data Hold Timing	10	-	ns		

\* All the timing reference is 10% and 90% of  $V_{DDIO}$ .






### 3.3.2 80XX-Series MPU Parallel Interface Timing Characteristics:


( $V_{DD} = 2.8V, T_a = 25^\circ C$ )

Symbol	Description	Min	Max	Unit	Port
$t_{AS8}$	Address Setup Timing	5	-	ns	CSB RS
$t_{AH8}$	Address Hold Timing	5	-	ns	CSB RS
$t_{CYC8}$	System Cycle Timing(Read)	200	-	ns	RDB
$t_{RDLR8}$	Read "L" Pulse Width	90	-	ns	
$t_{RDHR8}$	Read "H" Pulse Width	90	-	ns	
$t_{CYC8}$	System Cycle Timing(Write)	100	-	ns	WRB
$t_{WRLW8}$	Write "L" Pulse Width	45	-	ns	
$t_{WRHW8}$	Write "H" Pulse Width	45	-	ns	
$t_{RDD8}$	Read Data Output Delay Time	-	60	ns	D[17:9]
$t_{RDH8}$	Data Hold Timing	0	60	ns	
$t_{DS8}$	Data Setup Timing	30	-	ns	
$t_{DH8}$	Data Hold Timing	10	-	ns	

\* All the timing reference is 10% and 90% of  $V_{DDIO}$ .



( Read Timing )




( Write Timing )

### 3.3.3 Serial Interface Timing Characteristics:

( $V_{DD} = 2.8V, T_a = 25^\circ C$ )

Symbol	Description	Min	Max	Unit	Port
$t_{CYCS}$	Serial Clock Cycle	100	-	ns	SCL
$t_{SLW}$	SCL "L" Pulse Width	45	-	ns	
$t_{SHW}$	SCL "H" Pulse Width	45	-	ns	
$t_{DSS}$	Data Setup Timing	5	-	ns	SDI
$t_{DHS}$	Data Hold Timing	5	-	ns	
$t_{CSS}$	CSB-SCL Timing	5	-	ns	CSB
$t_{CSH}$	CSB-Hold Timing	5	-	ns	
$t_{RSS}$	RS-SCL Timing	5	-	ns	RS
$t_{RSH}$	RS-Hold Timing	5	-	ns	

\* All the timing reference is 10% and 90% of  $V_{DDIO}$ .




### 3.3.4 RGB Interface Timing Characteristics:

( $V_{DD} = 2.8V, T_a = 25^\circ C$ )

Symbol	Description	Min	Max	Unit	Port
$t_{DCYC}$	Dot Clock Cycle	100	-	ns	DOTCLK
$t_{DLW}$	Dot "L" Pulse Width	50	-	ns	
$t_{DHW}$	Dot "H" Pulse Width	50	-	ns	
$t_{DS}$	Data Setup Timing	5	-	ns	D[17:12]
$t_{DH}$	Data Hold Timing	5	-	ns	
$t_{VLW}$	Vsync Pulse Width	1	-	DOTCLK	VSYNC
$t_{HLW}$	Hsync Pulse Width	1	-	DOTCLK	HSYNC

\* All the timing reference is 10% and 90% of  $V_{DDIO}$ .



DTST: Setup Time for Data Transmission

\* VSYNC, HSYNC, ENABLE, and D[17:12] should be transmitted by 3 clocks for one pixel (RGB).

## 4. Functional Specification

### 4.1 Commands


Refer to the Technical Manual for the SEPS525

### 4.2 Power down and Power up Sequence

To protect OEL panel and extend the panel life time, the driver IC power up/down routine should include a delay period between high voltage and low voltage power sources during turn on/off. It gives the OEL panel enough time to complete the action of charge and discharge before/after the operation.


#### 4.2.1 Power up Sequence:

1. Power up  $V_{DD}$  &  $V_{DDIO}$
2. Send Display off command
3. Initialization
4. Clear Screen
5. Power up  $V_{DDH}$
6. Delay 100ms  
(When  $V_{DDH}$  is stable)
7. Send Display on command



#### 4.2.2 Power down Sequence:

1. Send Display off command
2. Power down  $V_{DDH}$
3. Delay 100ms  
(When  $V_{DDH}$  is reach 0 and panel is completely discharges)
4. Power down  $V_{DD}$  &  $V_{DDIO}$



#### Note 9:

- 1) Since an ESD protection circuit is connected between  $V_{DD}$ ,  $V_{DDIO}$  and  $V_{DDH}$  inside the driver IC,  $V_{DDH}$  becomes lower than  $V_{DD}$  &  $V_{DDIO}$  whenever  $V_{DD}$  &  $V_{DDIO}$  is ON and  $V_{DDH}$  is OFF.
- 2)  $V_{DDH}$  should be kept float (disable) when it is OFF.
- 3) Power Pins ( $V_{DD}$ ,  $V_{DDIO}$ ,  $V_{DDH}$ ) can never be pulled to ground under any circumstance.
- 4)  $V_{DD}$  &  $V_{DDIO}$  should not be power down before  $V_{DDH}$  power down.

### 4.3 Reset Circuit

When RESETB input is low, the chip is initialized with the following status:


1. Frame Frequency: 90Hz
2. Oscillation: Internal Oscillator On
3. DDRAM Write Horizontal Address: MX1 = 0x00, MX2 = 0x9F
4. DDRAM Write Vertical Address: MY1 = 0x00, MY2 = 0x7F
5. Display Data RAM Write: HC = 1, VC = 1, HV = 0
6. RGB Data Swap: Off
7. Row Scan Shift Direction: G0, G1, ... , G126, G127
8. Column Data Shift Direction: S0, S1, ... , S478, S479
9. Display On/Off: Off
10. Panel Display Size: FX1 = 0x00, FX2 = 0x9F, FY1 = 0x00, FY1 = 0x7F
11. Display Data RAM Read Column/Row Address: FAC = 0x00, FAR = 0x00
12. Precharge Time (R/G/B): 0 Clock
13. Precharge Current (R/G/B): 0 $\mu$ A
14. Driving Current (R/G/B): 0 $\mu$ A




#### 4.4 Actual Application Example

Command usage and explanation of an actual example


<Power up Sequence>






If the noise is accidentally occurred at the displaying window during the operation, please reset the display in order to recover the display function.


<Power down Sequence>



<Entering Sleep Mode>



<Exiting Sleep Mode>



## 5. Reliability

### 5.1 Contents of Reliability Tests

Item	Conditions	Criteria
High Temperature Operation	70°C, 240 hrs	The operational functions work.
Low Temperature Operation	-40°C, 240 hrs	
High Temperature Storage	85°C, 240 hrs	
Low Temperature Storage	-40°C, 240 hrs	
High Temperature/Humidity Operation	60°C, 90% RH, 120 hrs	
Thermal Shock	-40°C ↔ 85°C, 24 cycles 60 mins dwell	

- \* The samples used for the above tests do not include polarizer.
- \* No moisture condensation is observed during tests.

### 5.2 Failure Check Standard

After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.

## 6. Outgoing Quality Control Specifications

### 6.1 Environment Required

Customer's test & measurement are required to be conducted under the following conditions:

Temperature:	23 ± 5°C
Humidity:	55 ± 15% RH
Fluorescent Lamp:	30W
Distance between the Panel & Lamp:	≥ 50cm
Distance between the Panel & Eyes of the Inspector:	≥ 30cm
Finger glove (or finger cover) must be worn by the inspector.	
Inspection table or jig must be anti-electrostatic.	


### 6.2 Sampling Plan

Level II, Normal Inspection, Single Sampling, MIL-STD-105E





### 6.3 Criteria & Acceptable Quality Level

Partition	AQL	Definition
Major	0.65	Defects in Pattern Check (Display On)
Minor	1.0	Defects in Cosmetic Check (Display Off)

#### 6.3.1 Cosmetic Check (Display Off) in Non-Active Area


Check Item	Classification	Criteria
Panel General Chipping	Minor	<p>X &gt; 6 mm (Along with Edge) Y &gt; 1 mm (Perpendicular to edge)</p> 

6.3.1 Cosmetic Check (Display Off) in Non-Active Area (Continued)

Check Item	Classification	Criteria
Panel Crack	Minor	<p>Any crack is not allowable.</p> 
Copper Exposed (Even Pin or Film)	Minor	Not Allowable by Naked Eye Inspection
Film or Trace Damage	Minor	
Terminal Lead Prober Mark	Acceptable	
Glue or Contamination on Pin (Couldn't Be Removed by Alcohol)	Minor	
Ink Marking on Back Side of panel (Exclude on Film)	Acceptable	Ignore for Any



### 6.3.2 Cosmetic Check (Display Off) in Active Area

It is recommended to execute in clear room environment (class 10k) if actual in necessary.








Check Item	Classification	Criteria
Any Dirt & Scratch on Polarizer's Protective Film	Acceptable	Ignore for not Affect the Polarizer
Scratches, Fiber, Line-Shape Defect (On Polarizer)	Minor	$W \leq 0.1$ Ignore $W > 0.1$ $L \leq 2$ $n \leq 1$ $L > 2$ $n = 0$
Dirt, Black Spot, Foreign Material, (On Polarizer)	Minor	$\Phi \leq 0.1$ Ignore $0.1 < \Phi \leq 0.25$ $n \leq 1$ $0.25 < \Phi$ $n = 0$
Dent, Bubbles, White spot (Any Transparent Spot on Polarizer)	Minor	$\Phi \leq 0.5$ → Ignore if no Influence on Display $0.5 < \Phi$ $n = 0$
Fingerprint, Flow Mark (On Polarizer)	Minor	 Not Allowable

\* Protective film should not be tear off when cosmetic check.

\*\* Definition of W & L &  $\Phi$  (Unit: mm):  $\Phi = (a + b) / 2$




6.3.3 Pattern Check (Display On) in Active Area

Check Item	Classification	Criteria
Bright Line	Major	
Missed Line	Major	 
Pixel Short	Major	
Darker Pixel	Major	
Wrong Display	Major	
Un-Uniform (Luminance Variation within a Display)	Major	



## 7. Package Specifications




Item	Quantity
<b>Module</b>	<b>420 per Primary Box</b>
<b>Holding Trays (A)</b>	<b>15 per Primary Box</b>
<b>Total Trays (B)</b>	<b>16 per Primary Box (Including 1 Empty Tray)</b>
<b>Primary Box (C)</b>	<b>1~4 per Carton (4 as Major / Maximum)</b>

## 8. Precautions When Using These OEL Display Modules

### 8.1 Handling Precautions

- 1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- 2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- 3) If pressure is applied to the display surface or its neighborhood of the OEL display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- 4) The polarizer covering the surface of the OEL display module is soft and easily scratched. Please be careful when handling the OEL display module.
- 5) When the surface of the polarizer of the OEL display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy.  
Also, pay attention that the following liquid and solvent may spoil the polarizer:
  - \* Water
  - \* Ketone
  - \* Aromatic Solvents
- 6) Hold OEL display module very carefully when placing OEL display module into the system housing. Do not apply excessive stress or pressure to OEL display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- 7) Do not apply stress to the driver IC and the surrounding molded sections.
- 8) Do not disassemble nor modify the OEL display module.
- 9) Do not apply input signals while the logic power is off.
- 10) Pay sufficient attention to the working environments when handling OEL display modules to prevent occurrence of element breakage accidents by static electricity.
  - \* Be sure to make human body grounding when handling OEL display modules.
  - \* Be sure to ground tools to use or assembly such as soldering irons.
  - \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
  - \* Protective film is being applied to the surface of the display panel of the OEL display module. Be careful since static electricity may be generated when exfoliating the protective film.
- 11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OEL display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5).
- 12) If electric current is applied when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

### 8.2 Storage Precautions

- 1) When storing OEL display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high

humidity environment or low temperature (less than 0°C) environments. (We recommend you to store these modules in the packaged state when they were shipped.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

- 2) If electric current is applied when water drops are adhering to the surface of the OEL display module, when the OEL display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

### 8.3 Designing Precautions

- 1) The absolute maximum ratings are the ratings which cannot be exceeded for OEL display module, and if these values are exceeded, panel damage may be happen.
- 2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the  $V_{IL}$  and  $V_{IH}$  specifications and, at the same time, to make the signal line cable as short as possible.
- 3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit ( $V_{DD}$ ). (Recommend value: 0.5A)
- 4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- 5) As for EMI, take necessary measures on the equipment side basically.
- 6) When fastening the OEL display module, fasten the external plastic housing section.
- 7) If power supply to the OEL display module is forcibly shut down by such errors as taking out the main battery while the OEL display panel is in operation, we cannot guarantee the quality of this OEL display module.
- 8) The electric potential to be connected to the rear face of the IC chip should be as follows: SEPS525  
\* Connection (contact) to any other potential than the above may lead to rupture of the IC.

### 8.4 Precautions when disposing of the OEL display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OEL display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

### 8.5 Other Precautions

- 1) When an OEL display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur. Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- 2) To protect OEL display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OEL display modules.  
\* Pins and electrodes  
\* Pattern layouts such as the FPC
- 3) With this OEL display module, the OEL driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OEL driver is exposed to light, malfunctioning may occur.  
\* Design the product and installation method so that the OEL driver may be shielded from light in actual usage.  
\* Design the product and installation method so that the OEL driver may be shielded from light during the inspection processes.
- 4) Although this OEL display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- 5) We recommend you to construct its software to make periodical refreshment of the operation

statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.