MOSFET - Power, Single, N-Channel, SO-8 FL 30 V, 207 A

Features

- Integrated Schottky Diode
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb-Free and are RoHS Compliant

Applications

- Server, Netcom, POL
- Synchronous Rectification for DC-DC Converters
- Low Side Switching
- High Performance Applications

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Volta	Drain-to-Source Voltage			30	V
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain		T _A = 25°C	I _D	36	Α
Current R _{θJA} (Note 1)		T _A = 85°C		26	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	P _D	2.7	W
Continuous Drain Current $R_{\theta JA} \leq$		T _A = 25°C	I _D	60	Α
10 sec		T _A = 85°C		43	
Power Dissipation $R_{\theta JA,} t \leq 10 \text{ sec}$	Steady	T _A = 25°C	P _D	7.4	W
Continuous Drain	State	T _A = 25°C	I _D	26.5	Α
Current R _{0JA} (Note 2)		T _A = 85°C		19	
Power Dissipation $R_{\theta JA}$ (Note 2)		T _A = 25°C	P _D	1.5	W
Continuous Drain		T _C = 25°C	I _D	207	Α
Current R _{θJC} (Note 1)		T _C = 85°C		149	
Power Dissipation $R_{\theta JC}$ (Note 1)		T _C = 25°C	P _D	89.3	W
Pulsed Drain Current	t _p =10μs	T _A = 25°C	I _{DM}	350	Α
Current limited by package T _A = 25°C			I _{Dmaxpkg}	100	Α
Operating Junction and Storage Temperature		T _J , T _{STG}	-55 to +150	°C	
Source Current (Body Diode)		I _S	54	Α	
Drain to Source dV/dt		dV/dt	6	V/ns	




ON Semiconductor®


http://onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	1.3 m Ω @ 10 V	207 A
30 V	1.9 mΩ @ 4.5 V	207 A

N-CHANNEL MOSFET







Α = Assembly Location

W = Work Week ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS4982NFT1G	SO-8FL (Pb-Free)	1500 / Tape & Reel
NTMFS4982NFT3G	SO-8FL (Pb-Free)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

^{*}For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise stated)

Parameter	Symbol	Value	Unit
Single Pulse Drain-to-Source Avalanche Energy (V_{DD} = 50 V, V_{GS} = 10 V, I_{L} = 50 A_{pk} , L = 0.1 mH, R_{G} = 25 Ω)	EAS	125	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)	T_L	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	1.4	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	46.6	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	84.1	°C/VV
Junction-to-Ambient - t ≤ 10 sec	$R_{ heta JA}$	16.8	

- Surface-mounted on FR4 board using 1 sq-in pad, 2 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size of 100 mm².

FI FCTRICAL CHARACTERISTICS (T. = 25°C unless otherwise specified)

Parameter	Symbol	Test Condit	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS				•	•		•
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 1.0 \text{ mA}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /	I _D = 10 mA, referenced to 25°C			15		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, V _{DS} = 24 V				500	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS}	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D =$: 1.0 mA	1.0	1.7	2.2	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J	I _D = 10 mA, referen	ced to 25°C		5.0		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 25 A		0.95	1.3	0
		V _{GS} = 4.5 V I _D = 25 A			1.4	1.9	mΩ
Forward Transconductance	g _F s	V _{DS} = 1.5 V, I _D = 15 A			60		S
CHARGES AND CAPACITANCES							
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 15 V			6000		pF
Output Capacitance	C _{OSS}				2400		
Reverse Transfer Capacitance	C _{RSS}				160		
Total Gate Charge	Q _{G(TOT)}				40		
Threshold Gate Charge	Q _{G(TH)}				8.8		
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 18$	5 V; I _D = 25 A		15		nC
Gate-to-Drain Charge	Q_{GD}				12]
Total Gate Charge	Q _{G(TOT)}	$V_{GS} = 10 \text{ V}, V_{DS}$ $I_{D} = 25 \text{ A}$	S = 15 V, A		84		nC
SWITCHING CHARACTERISTICS (Note 4)							
Turn-On Delay Time	t _{d(ON)}				17.2		
Rise Time	t _r	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 25 \text{ A}, R_{G} = 3 \Omega$			31.6]
Turn-Off Delay Time	t _{d(OFF)}				34.3		ns
Fall Time	t _f				12		
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 10 V, V_{DS} = 15 V, I_{D} = 25 A, R_{G} = 3 Ω			12.7		
Rise Time	t _r				20.4		
Turn-Off Delay Time	t _{d(OFF)}				38.6		ns
Fall Time	t _f				11.3		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTI	ERISTICS						
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	$T_J = 25^{\circ}C$		0.4	0.7	
		$V_{GS} = 0 \text{ V},$ $I_{S} = 2 \text{ A}$ $I_{J} = 125^{\circ}$	T _J = 125°C		0.32		V
Reverse Recovery Time	t _{RR}	V _{GS} = 0 V, dI _S /dt = 100 A/μs, I _S = 25 A			58		ns
Charge Time	t _a				29		
Discharge Time	t _b				29		
Reverse Recovery Charge	Q _{RR}				71		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S				0.65		nΗ
Drain Inductance	L _D	T _A = 25°C			0.20		
Gate Inductance	L _G				1.5		
Gate Resistance	R_{G}				0.8		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 3. Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.

^{4.} Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



200 180 $V_{DS} = 5 V$ 160 ID, DRAIN CURRENT (A) 140 120 100 80 $T_J = 125^{\circ}C$ 60 T_J = −55°C T_J = 25°C 40 20 1.0 1.5 3.0 2.0 2.5 3.5 4.0 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics








Figure 3. On-Resistance vs. V_{GS}

Figure 4. On-Resistance vs. Drain Current and Gate Voltage





 $V_{GS} = 0 V$

Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

1E-01

TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

TYPICAL CHARACTERISTICS




Figure 13. Thermal Response

SIDE VIEW





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

DATE 25 JUN 2018

NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
 CONTROLLING DIMENSION: MILLIMETER.
 DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS				
DIM	MIN	NOM	MAX		
Α	0.90	1.00	1.10		
A1	0.00	-	0.05		
b	0.33	0.41	0.51		
С	0.23	0.28	0.33		
D	5.00	5.15	5.30		
D1	4.70	4.90	5.10		
D2	3.80	4.00	4.20		
E	6.00	6.15	6.30		
E1	5.70	5.90	6.10		
E2	3.45	3.65	3.85		
е		1.27 BSC	;		
G	0.51	0.575	0.71		
K	1.20	1.35	1.50		
L	0.51	0.575	0.71		
L1	0.125 REF				
М	3.00	3.40	3.80		
θ	0 °		12 °		

GENERIC MARKING DIAGRAM*



XXXXXX = Specific Device Code


= Assembly Location Α


= Lot Traceability

Υ = Year W = Work Week

ZZ

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ", may or may not be present. Some products may not follow the Generic Marking.





DETAIL A

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMi., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer p

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800-282-9855 Toll Free USA/Canada Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative