

# DESCRIPTION

The MP2624 is a 4.5A, highly integrated, switching-mode battery charger IC for singlecell Li-ion or Li-polymer batteries. This device supports NVDC architecture with power path management suitable for different portable applications, such as tablets, MID, and smart phones. Its low impedance power path optimizes efficiency, reduces battery charging time, and extends battery life. The I<sup>2</sup>C serial interface with charging and system settings allows the device to be controlled flexibly.

The MP2624 supports a wide range of input sources, including standard USB host ports and wall adapters. The MP2624 detects the input source type according to the USB Battery Charging Spec 1.2 (*BC1.2*) and then informs the host to set the proper input current limit. Also, this device is compliant with USB2.0 and USB3.0 power specifications by adopting a proper input current and voltage regulation scheme. In addition, the MP2624 supports USB On-The-Go operation by supplying 5V with current up to 1.3A.

The power path management regulates the system voltage slightly above the set maximum voltage between the battery voltage and the I<sup>2</sup>C programmable lowest voltage level (e.g. 3.6V). With this feature, the system is able to operate even when the battery is depleted completely or removed. When the input source current or voltage limit is reached, the power path management reduces automatically the charge current to meet the priority of the system power requirement. If the system current continues increasing, even when the charge current is reduced to zero, the supplement mode allows the battery to power both the system and the input power supply at the same time.

The MP2624 is available in a QFN-22 3mm x 4mm package.

# FEATURES

- High Efficiency 4.5A 1.5MHz Buck Charger and 1.5MHz 1.3A Boost Mode to Support OTG
  - o 94% Efficiency @ 2A
  - Fast Charge Time by Battery Path Impedance Compensation
  - USB OTG
  - 94% Efficiency @ 5V, 1.2A OTG
  - Selectable OTG Current Outputs
- 3.9V to 7.0V Operating Input Voltage Range
- Highest Battery Discharge Efficiency with 10mΩ Battery Discharge MOSFET up to 9A
- Single Input USB Compliant Charge
- Narrow System Bus Voltage Power Path Management
  - Instant On Works with No Battery or Deeply Discharged Battery
  - Ideal Diode Operation in Battery Supplemental Mode
- Constant-Off-Time Control to Reduce
   Charging Time under Lower Input Voltages
- High Accuracy of Charging Parameter
- I<sup>2</sup>C Port for Flexible System Parameter Setting and Status Reporting
- Full DISC Control to Support Shipping Mode
- High Integration
  - Fully Integrated Power Switches and No External Blocking Diode and Sense Resistor Required
  - Built-In Robust Charging Protection including Battery Temperature Monitor and Programmable Timer
  - Built-In Battery Disconnection Function
- High Accuracy
  - ±0.5% Charge Voltage Regulation
  - ±5% Charge Current Regulation
  - ±5% Input Current Regulation
  - ±2% Output Regulation in Boost Mode
- Safety
  - Battery Temperature Sensing for Charge Mode
  - Battery Charging Safety Timer

- Thermal Regulation and Thermal Shutdown
- Battery/System Over-Voltage Protection
- o MOSFET Over-Current Protection
- Charging Operation Indicator

╻║╼┸═


- Thermal Limiting Regulation on Chip
- Tiny QFN-22 3mm x 4mm Package
- Safety-Related Certification:
  - IEC 62368-1 AK Certification

## **APPLICATIONS**

- Tablet PCs
- Smart Phones
- Mobile Internet Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance.

"MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.



# TYPICAL APPLICATION



Part Number*	Package	Top Marking
MP2624GL	QFN-22 (3mm x 4mm)	See Below
EVKT-2624	Evaluation Kit	See Delow

# **ORDERING INFORMATION**

\* For Tape & Reel, add suffix –Z (e.g. MP2624GL–Z)

# TOP MARKING MPYW 2624 LLL


MP: MPS prefix Y: Year code W: Week code 2624: First four digits of the part number LLL: Lot number

# **EVALUATION KIT EVKT-2624**

EVKT-2624 Kit contents: (Items can be ordered separately).


#	Part Number	Item	Quantity
1	EV2624-L-00A	MP2624 Evaluation Board	1
2	EVKT-USBI2C-02- BAG	Includes one USB to I2C Dongle, one USB Cable, and one Ribbon Cable	1
3	Tdrive-2624	USB Flash drive that stores the GUI installation file and supplemental documents	1

## Order direct from MonolithicPower.com or our distributors



## EVKT-2624 Evaluation Kit Set-Up





**PACKAGE REFERENCE** 



Package Pin #	Name	Туре	Description				
1	DP	Ι	<b>Positive pin of the USB data line pair.</b> DP and DM achieve USB host/charging port detection automatically.				
2	IN	Power	<b>Power input of the IC from the adapter or USB.</b> Place a $1\mu$ F ceramic capacitor from IN to PGND as close as possible to the IC.				
3	PMID	Power	<b>Internal Power Pin</b> . Connect to the drain of the reverse-blocking MOSFET and the drain of the high-side MOSFET. Bypass with a $4.7\mu$ F capacitor from PMID to PGND as close as possible to the IC.				
4, 14	SW	Power	Switching node.				
5	PGND	Power	Power ground.				
6	VNTC	0	Pull-up voltage bias of the NTC comparator resistive divider for both the feedback and the reference.				
7	SCL	I/O	I <sup>2</sup> C interface clock. Connect SCL to the logic rail through a $10k\Omega$ resistor.				
8	SDA	I/O	I <sup>2</sup> C interface data. Connect SDA to the logic rail through a $10k\Omega$ resistor.				
9	VREF	Р	<b>PWM low-side driver output.</b> Connect a $10\mu$ F ceramic capacitor from VREF to AGND as close as possible to the IC.				
10	ILIM	Ι	<b>Programmable input current limit.</b> A resistor is connected from ILIM to ground to set the minimum input current limit. The actual input current limit is the lowest setting by ILIM and I <sup>2</sup> C.				
11	AGND	I/O	Analog ground.				
12	OTG	I	<b>Boost mode enable control or input current limiting selection pin.</b> The On-The-Go is enabled through I <sup>2</sup> C. During boost operation, OTG low suspends boost operation. If the input is detected as the USB host, OTG is used as the input current limiting selection pin. When OTG = high, $I_{IN\_LMT}$ = 500mA. When OTG = low, $I_{IN\_LMT}$ = 100mA.				
13	BST	Ρ	<b>Bootstrap.</b> Connect a 470nF bootstrap capacitor between BST and SW to form a floating supply across the power switch driver to drive the power switch's gate above the supply voltage.				
15	SYS	Р	System output. Connect a $2x22\mu$ F ceramic capacitor from SYS to PGND as close as possible to the IC.				
16	BATT	Р	<b>Battery positive terminal.</b> Connect a $2x22\mu$ F ceramic capacitor from BATT to PGND as close as possible to the IC.				
17	DISC	Ι	Battery disconnection control. Do not leave this pin float.				
18	CE	Ι	Active low charge enable. Battery charging is enabled when the corresponding register is set to active, and $\overline{CE}$ is low.				
19	NTC	I	register is set to active, and CE is low. <b>Temperature sense input.</b> Connect a negative temperature coefficient thermistor. Program the hot and cold temperature window with a resistor divider from VNTC to NTC to AGND. The charge is suspended when NTC is out of range.				
20	STAT	0	Indicator for charging operation.				
21	INT	0	<b>Open-drain interrupt output.</b> INT sends the charging status, and the fault interrupts the host.				
22	DM	Ι	<b>Negative pin of the USB date line pair.</b> DM and DP achieve USB host/charging port detection automatically.				

## ABSOLUTE MAXIMUM RATINGS (1)

IN, PMID, STAT to GND0.3V to +20V
SW to GND0.3V (-2V for 20ns) to +20V
BST to GNDSW to +6V
BATT, SYS to GND0.3V to +6V
All other pins to GND0.3V to +6V
STAT, INT sink current 10mA
Continuous power dissipation $(T_A = +25^{\circ}C)^{(2)}$
Junction temperature
Lead temperature (solder) 260°C
Storage temperature65°C to +150°C

#### Recommended Operating Conditions <sup>(3)</sup>

V <sub>IN</sub> to GND	
I <sub>IN</sub>	Up to 3A
I <sub>SYS</sub>	Up to 4.5A
I <sub>CHG</sub>	
V <sub>BATT</sub>	Up to 4.425V
I <sub>DCHG</sub> (C	
I <sub>DCHG</sub>	(Pulse) up to 9A
Operating junction temp. (T	)40°C to +125°C

## Thermal Resistance <sup>(5)</sup> $\theta_{JA}$ $\theta_{JC}$

QFN-22 (3mm x 4mm)...... 48...... 11 ... °C/W

#### NOTES:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will produce an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating conditions.
- 4) The inherent switching noise voltage should not exceed the absolute maximum rating on either BST or SW. A tight layout minimizes switching loss.
- 5) Measured on JESD51-7, 4-layer PCB.

# **ELECTRICAL CHARACTERISTICS**

 $V_{\text{IN}}$  = 5V,  $T_{\text{A}}$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units
Step-Down Converter						
Input voltage range	Vin		3.9		7.0	V
Input shutdown current		V <sub>IN</sub> = 5V, both DC/DC and battery FET are disabled			65	μA
		$V_{IN} > V_{IN\_UVLO}$ , $V_{IN} > V_{BATT}$ , charge disabled, switching, SYS float		3	5	mA
Input quiescent current		V <sub>IN</sub> > V <sub>IN_UVLO</sub> , V <sub>IN</sub> > V <sub>BATT</sub> , charge enabled, switching BATT and SYS float		3	5	
Input under-voltage lockout	Vin_uvlo	V <sub>IN</sub> rising		3.45	3.6	V
V <sub>IN_UVLO</sub> hysteresis		V <sub>IN</sub> falling		200		mV
		V <sub>IN</sub> rising	200	250	300	mV
V <sub>IN</sub> vs. V <sub>BATT</sub> headroom		V <sub>IN</sub> falling	65	90	115	mV
Internal reverse-blocking MOSFET on resistance	RIN to PMID	Measure from IN to PMID		25	35	mΩ
High-side NMOS on resistance	R <sub>H_Ds</sub>	Measure from PMID to SW		25	35	mΩ
Low-side NMOS on resistance	RL_DS	Measure from SW to PGND		28	35	mΩ
High-side NMOS peak current limit				7.5		А
Low-side NMOS peak current limit				7		А
Switching frequency		V <sub>BATT</sub> = 4.2V, I <sub>CHG</sub> = 2A	1.4	1.7	2.0	MHz
SYS Output						
Minimum system regulation voltage [I <sup>2</sup> C]	Vsys_min	I <sub>SYS</sub> = 0, V <sub>BATT</sub> = 3.4V, POR default, REG01[2:0] = 110		3.6		V
System regulation voltage	Vsys_max	50mV or 100mV (REG01[0]) higher than V <sub>BATT_FULL</sub> depends on the I <sup>2</sup> C setting	3.53		4.525	V
Ideal diode forward voltage in supplement mode	V <sub>F_IDD</sub>	50mA discharge current		24		mV



 $V_{IN}$  = 5V,  $T_A$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units
SYS/BAT comparator		V <sub>SYS</sub> falling		40		mV
Battery good comparator (Threshold compared with		V <sub>BATT</sub> rising to the battery FET being turned on fully		60		mV
V <sub>SYS_MIN</sub> )		VBATT falling		-40		mV
Battery Charger						
Battery charge full voltage [I <sup>2</sup> C]	VBATT_FULL	Depends on the I <sup>2</sup> C setting default (REG04[7:2] = 110000): 4.2V	3.48		4.425	V
Charge voltage regulation accuracy		VBATT_FULL = 4.2V	-0.5		0.5	%
Constant current charge current [I <sup>2</sup> C]		Depends on the I <sup>2</sup> C setting	0.512		4.544	А
Charge current regulation accuracy		І <sub>СНБ</sub> = 2А	-5		5	%
Battery pre-charge threshold [I <sup>2</sup> C]	V <sub>BATT_PRE</sub>	REG04[4]=1, V <sub>BATT</sub> rising	2.8	3.0	3.1	V
Battery pre-charge hysteresis		VBATT falling		220		mV
Battery short threshold	VBATT_SHORT	VBATT rising	2.0	2.1	2.2	V
Battery short threshold hysteresis		VBATT falling		130		mV
Trickle-charge current	Ітс	V <sub>BATT</sub> = 1.8V		128		mA
Pre-charge current [I <sup>2</sup> C]	IPRE	Depends on the I <sup>2</sup> C setting	64		1024	mA
Pre-charge current accuracy		V <sub>BATT</sub> = 2.6V, I <sub>PRE</sub> = 256mA	-25		25	%
Termination current [I <sup>2</sup> C]	IBF	Depends on the I <sup>2</sup> C setting	128		1024	mA
Termination current accuracy		$V_{BATT_FULL} = 4.2V,$ $I_{BF} = 512mA$	-30		30	%
Termination current accuracy		$V_{BATT_FULL} = 4.2V,$ $I_{BF} = 128mA$	15	98	250	mA
Recharge threshold below $V_{\text{BATT}_FULL}$	V <sub>RECH</sub>	REG04[0] = 1		180		mV
Recharge threshold delay				20		ms
BATT to SYS FET on resistance	RBATFET	V <sub>BATT</sub> = 3.8V		10	15	mΩ
Battery discharge peak current limit	Idsg_lmt	V <sub>IN</sub> = 0V, V <sub>BATT</sub> = 3.8V, OTG disabled, I <sub>SYS</sub> rising		11		А
Battery discharge function	torac	DISC pulled low time period to turn off the battery discharge function		6.6		
controlled by DISC	t <sub>DISC</sub>	DISC pulled high and low time period to turn on the battery discharge function		0.5		S

 $V_{IN}$  = 5V,  $T_A$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units
Input Voltage and Input Curre	ent Based	Power Path				
Input voltage regulation threshold [I <sup>2</sup> C]	VIN_REG		3.9		5.1	V
Input voltage regulation accuracy		REG00[6:3] = 1011, V <sub>IN_REG</sub> = 4.76V	-4		4	%
		USB100		70	100	
		USB150		120	150	
Input current limit	IIN_LMT	USB500	400		500	mA
		USB900	750		900	
Input current limit accuracy		I <sub>IN_LMT</sub> = 1.8A, REG00[2:0] = 101	1450		1800	mA
Protection			·			
Battery over-voltage protection	VBATT_OVP	Rising. Compared to VBATT_FULL		200		mV
Battery over-voltage protection hysteresis		Compared to VBATT_FULL		68		mV
Thermal shutdown rising threshold <sup>(6)</sup>	Tj_shdn	T <sub>J</sub> rising		184		°C
Thermal shutdown hysteresis				20		°C
NTC low temp rising threshold	VCOLD	As percentage of VVNTC	70.9	71.5	72.1	%
NTC low temp rising threshold hysteresis		As percentage of VVNTC		1.4		%
NTC cool temp rising threshold	V <sub>COOL</sub>	As percentage of V <sub>VNTC</sub>	68.6	69.2	69.8	%
NTC cool temp rising threshold hysteresis		As percentage of V <sub>VNTC</sub>		1.3		%
NTC warm temp falling threshold	Vwarm	As percentage of V <sub>VNTC</sub>	55.9	56.5	57.1	%
NTC warm temp falling threshold hysteresis		As percentage of V <sub>VNTC</sub>		1.4		%
NTC hot temp falling threshold	V <sub>HOT</sub>	As percentage of V <sub>VNTC</sub>	47.9	48.5	49.1	%
NTC hot temp falling threshold hysteresis		As percentage of V <sub>VNTC</sub>		1.3		%

NOTE:

6) Guaranteed by design.

 $V_{IN}$  = 5V,  $T_A$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Мах	Units	
VREF LDO							
		V <sub>IN</sub> = 10V, I <sub>VREF</sub> = 40mA	4.82	5		V	
VREF LDO output voltage		V <sub>IN</sub> = 5V, I <sub>VREF</sub> = 20mA		4.8		- V	
VREF LDO current limit		V <sub>VREF</sub> = 4V	50			mA	
OTG Boost Mode							
Battery operating range	VBATT_OTG		2.5		4.5	V	
Battery discharge current		$V_{IN} < V_{IN_UVLO}$ , $V_{BATT_OTG} = 4.2V$ , battery FET is off			20	μA	
ballery discharge current	Ibatt_otg	V <sub>IN</sub> < V <sub>IN_UVLO</sub> , V <sub>BATT_OTG</sub> = 4.2V, battery FET is on			35	μA	
OTG output voltage	Vin_otg	I <sub>OTG</sub> = 0A		5.15		V	
OTG output voltage accuracy		As percentage of $V_{IN_OTG}$ , $I_{OTG} = 0A$ .	-2		2	%	
Battery operation UVLO	VBATT_UVLO	VBATT falling		2.5		V	
Battery operation UVLO hysteresis				200		mV	
OTG output voltage protection threshold	Votg_ovp	$V_{BATT}$ = 3.7V, OTG is enabled, force a voltage at IN until switching is off		5.75		v	
OTG output voltage protection threshold hysteresis				175		mV	
OTC output ourront limit [12C]		REG02[1:0] = 00, V <sub>BATT</sub> = 3.7V	0.5	0.6	0.7	•	
OTG output current limit [I <sup>2</sup> C]	Iolim	REG02[1:0] = 01, V <sub>BATT</sub> = 3.7V	1.3	1.5	1.7	A	
DP/DM USB Detection							
DP voltage source	$V_{DP\_SRC}$		0.5	0.6	0.7	V	
Data connect detect current source	Idp_src		7		13	μA	
DM sink current	Idm_sink		50	100	150	μA	
Leakage current input DP/DM	I <sub>DP_LKG</sub>		-1		1	μA	
Leakaye current input DF/DM	Idm_lkg		-1		1	μA	
Data detect voltage	VDAT_REF		0.25		0.4	V	
Logic low	VLGC_LOW				0.8	V	
Session valid to connect time for powered up peripheral					45	mins	

 $V_{IN}$  = 5V,  $T_A$  = 25°C, unless otherwise noted.

Parameter	Symbol	Condition	Min	Тур	Max	Units
Logic I/O Characteristics						
Low logic voltage threshold	VL				0.4	V
High logic voltage threshold	VH		1.3			V
I <sup>2</sup> C Interface (SDA, SCL)						
Input high threshold level		V <sub>PULL UP</sub> = 1.8V, SDA and SCL	1.3			V
Input low threshold level		$V_{PULL_{UP}} = 1.8V$ , SDA and SCL			0.4	V
Output low threshold level		I <sub>SINK</sub> = 5mA			0.4	V
I <sup>2</sup> C clock frequency	FSCL				400	kHz
Digital Clock and Watchdog	Timer					
Digital clock 1	F <sub>DIG1</sub>	VREF LDO enabled	1400	1700	2000	kHz
Digital clock 2	F <sub>DIG2</sub>			39		kHz
Watchdog timer	<b>t</b> wdt	REG05 [5:4] = 11		160		S

# **TYPICAL PERFORMANCE CHARACTERISTICS**

mps

 $V_{IN}$  = 5.0V,  $V_{BATT}$  = full range, I<sup>2</sup>C controlled, I<sub>CHG</sub> = 4.5A, I<sub>IN\_LMT</sub> = 3.0A,  $V_{IN_REG}$  = 4.36V, L = 2.2µH, T<sub>A</sub> = 25°C, unless otherwise noted.



MP2624 Rev.1.07 10/26/2020 2s/div.

www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

2s/div.


I<sub>BATT</sub> 200mA/div

12

400ms/div.

# **TYPICAL PERFORMANCE CHARACTERISTICS** (continued)

 $V_{IN}$  = 5.0V,  $V_{BATT}$  = full range, I<sup>2</sup>C controlled, I<sub>CHG</sub> = 4.5A, I<sub>IN\_LMT</sub> = 3.0A, V<sub>IN\_REG</sub> = 4.36V, L = 2.2µH, T<sub>A</sub> = 25°C, unless otherwise noted.



MP2624 Rev.1.07 10/26/2020 100ms/div.

┓║╤┻═


www.MonolithicPower.com

100ms/div.

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2021 MPS. All Rights Reserved.

2s/div.

mps\_



# FUNCTIONAL BLOCK DIAGRAM

Figure 1: Functional Block Diagram

# OPERATION

#### Introduction

The MP2624 is a highly integrated I<sup>2</sup>C controlled switching-mode battery charger IC with NVDC power path management for single-cell lithiumion or lithium-polymer battery applications. The MP2624 integrates a reverse blocking FET, a high-side switching FET, a low-side switching FET, and a battery FET between SYS and BATT. Its low impedance and high efficiency allows higher current (4.5A) capacity for a given package size.

## **Power Supply**

The internal bias circuit of the MP2624 is powered from the higher voltage of  $V_{IN}$  and  $V_{BATT}$ . When  $V_{IN}$  or  $V_{BATT}$  rises above the respective UVLO threshold, the sleep comparator, battery depletion comparator, and the battery FET driver are active; the I<sup>2</sup>C interface is ready for communication and all the registers are reset to the default value. The host can access all the registers.

#### **Input Power Status Indication**

The MP2624 qualifies the voltage and current of the input source before start-up. The input source has to meet the following requirements:

- 1.  $V_{IN} > V_{BATT} + 250 mV$
- 2.  $V_{IN}VLO} < V_{IN}$
- 3. OTG is not enabled by host

Once the input power source meets the conditions above, the system status register REG08 Bit [2] asserts that the input power is good, and the DP/DM detection starts (if enabled). Then the step-down converter is ready to operate.

The conditions above are monitored continuously, and the charge cycle is suspended if a condition is outside one of the limits (see Figure 2).




Figure 2: NVDC Power Path Management Structure

#### **Narrow VDC Power Structure**

The MP2624 employs a narrow VDC (NVDC) power structure with the battery FET decoupling the system from the battery, thus allowing separate control between the system and the battery. The system is always given priority to start-up even with a deeply-discharged or missing battery. When the input power is available (even with a depleted battery), the system voltage is always above the preset minimum system voltage (V<sub>SYS\_MIN</sub>) set by the I<sup>2</sup>C register REG01 Bit [3:1].

As depicted in Figure 2, the NVDC power structure is composed of a front-end, step-down DC/DC converter and a battery FET between SYS and BATT.

The DC/DC converter is a 1.5MHz step-down switching regulator adopting constant-off-time (COT) control to provide power to the system, which drives the system load directly and charges the battery through the battery FET.


For system voltage control:

- (1) A minimum system voltage ( $V_{SYS\_MIN}$ ) can be set via the register REG01 Bit [3:1]. When the battery voltage is lower than  $V_{SYS\_MIN}$  + 60mV, the system voltage is regulated at Max ( $V_{SYS\_MIN}$ ,  $V_{BATT}$ ) +  $\Delta V$ , and the battery FET works linearly to charge the battery with trickle-charge, pre-charge, or fast-charge current through the battery FET, depending on the battery voltage.  $\Delta V$  can be set to 50mV or 100mV via the l<sup>2</sup>C register REG01 Bit [0].
- (2) When the battery voltage exceeds V<sub>SYS\_MIN</sub> + 60mV, the system voltage tracks the battery voltage with a voltage differential of I<sub>CHG</sub>·R<sub>BATFET</sub>, where the R<sub>BATFET</sub> is the on resistance of the battery FET.
- (3) When the charging is suspended or completed, the system voltage is regulated at  $\Delta V$  higher than Max (V<sub>SYS\_MIN</sub>, V<sub>BATT</sub>).  $\Delta V$  can be set to 50mV or 100mV via the I<sup>2</sup>C register REG01 Bit [0].


mits.

## MP2624 – 4.5A SW CHARGER W/ I<sup>2</sup>C CONTROL, NVDC POWER PATH, USB OTG

V<sub>SYS</sub> regulation is shown in Figure 3.










Figure 3: VSYS Variation with VBATT

The MP2624 monitors continuously the voltage at SYS. Once the system voltage is 100mV over  $V_{BATT_FULL} + \Delta V$ , it is detected as a  $V_{SYS}$  OVP condition. The MP2624 will turn off the DC/DC converter, and then the system will be powered by the battery.

## Battery Charge Profile

The MP2624 provides four main charging phases: trickle charge, pre-charge, constant-current charge, and constant-voltage charge.

#### Phase 1 (Trickle Charge):

When the input power is qualified as a good power supply, the MP2624 checks the battery voltage to decide if trickle charge is required. If the battery voltage is lower than  $V_{BATT\_SHORT}$  (2.1V), a charging current of 128mA is applied on the battery, which helps reset the protection circuit in the battery pack.

#### Phase 2 (Pre-Charge):

When the battery voltage exceeds the  $V_{BATT\_SHORT}$ , the MP2624 starts to pre-charge safely the deeply depleted battery until the battery voltage reaches the "pre-charge to fast-charge threshold" ( $V_{BATT\_PRE}$ ). If  $V_{BATT\_PRE}$  is not reached before the pre-charge timer expires, the charge cycle ends, and a corresponding timeout fault signal is asserted. The pre-charge current can be programmed via the l<sup>2</sup>C register REG03 Bit [7:4].

#### Phase 3 (Constant-Current Charge)

When the battery voltage exceeds  $V_{BATT_PRE}$  set via the REG04 Bit [1], the MP2624 enters a constant-current charge (fast charge) phase. The fast-charge current can be programmed as high as 4.5A via the REG02 Bit [7:2].

## Phase 4 (Constant-Voltage Charge)

When the battery voltage rises to the preprogrammable charge full voltage ( $V_{BATT_FULL}$ ) set via the REG04 Bit [7:2], the charge current begins to taper off.

The charge cycle is considered complete when the charge current reaches the battery full termination threshold ( $I_{BF}$ ) set via the REG03 Bit [3:0], assuming the termination function is enabled by REG05[7] = 1. If  $I_{BF}$  is not reached before the safety charge timer expires (see "Safety Timer" section), the charge cycle ends, and the corresponding timeout fault signal is asserted.

Figure 4 shows the battery charge profile.




Figure 4: Battery Charge Profile

During the entire charging process, the actual charge current may be less than the register setting due to other loop regulations like dynamic power management (DPM) regulation (input current limit or input voltage regulation loop), or thermal regulation. Thermal regulation reduces the charge current, so the IC junction temperature does not exceed the pre-set limit. The multiple thermal regulation thresholds (from 60°C to 120°C) help system design meet thermal requirements for different applications. The junction temperature regulation threshold can be set via the REG06 Bit [1:0].

A new charge cycle starts when the following conditions are valid:

- The input power is re-plugged.
- Battery charging is enabled by l<sup>2</sup>C, and <u>CE</u> is forced to a low logic.
- No thermistor fault.
- No safety timer fault.
- No battery over voltage.
- The BATT FET is not forced to turn off.

## Automatic Recharge

When the battery is charged full or the charging is terminated, the battery may be discharged because of the system consumption or selfdischarge. When the battery voltage is discharged below the recharge threshold, automatically the MP2624 starts a new charging cycle.

# **CE** Control

CE is a logic input pin for enabling or disabling battery charging by turning on/off the DC/DC or restarting a new charging cycle. The battery charging is enabled when the REG01 Bit [5:4] is

set to 01, and CE is pulled to low logic.

#### Indication

Apart from multiple status bits designed in the  $I^2C$  registers, the MP2624 also has a hardware

status output pin (STAT). The status STAT in different states is shown in Table 1.

**Table 1: Operation Indications** 

Charging State	STAT
Charging	Low
Charging complete, sleep mode, charge disable	High
Charging suspended	Blinking at 1Hz

## **Battery Over-Voltage Protection**

The MP2624 is designed with built-in battery over-voltage protection. When the battery voltage exceeds  $V_{BATT_FULL}$  + 160mV, the MP2624 suspends immediately the charging and asserts a fault. When battery over-voltage protection occurs, only the charging is disabled, and the DC/DC will keep operating.


#### **Battery Floating Detection**


The MP2624 is capable of detecting whether a battery is connected or not. The following conditions initiate battery float detection:

- Charging is enabled.
- Auto-recharge is triggered.
- Battery OVP recovery.

Before a charging cycle is initiated, the MP2624 will implement battery floating detection (see Figure 5). Under this condition, the detection block sinks a 3mA current for 1.5 seconds to check if V<sub>BATT</sub> is lower than 2.1V. If V<sub>BATT</sub> is higher than 2.1V, the battery present will be detected. Otherwise, the MP2624 will continue to source a 3mA current and start a 1 second timer to check when  $V_{\text{BATT}}$  exceeds 3.6V. If  $V_{\text{BATT}}$  is still lower than 3.6V when the 1 second timer expires, the battery present is asserted. The system regulation voltage is set to Max (V<sub>SYS MIN</sub>, V<sub>BATT</sub>) +  $\Delta V$ , and the charging begins to soft start. Before the 1 second timer expires (as soon as  $V_{BATT}$ rises up to 3.6V), the 3mA sink current source will be disabled, and the battery absent is detected. In this case, the charging is disabled, and the system regulation voltage is set to V<sub>BATT FULL</sub> + ΔV.

Battery floating detection flow is shown in Figure 6.








Figure 5: Battery Float Detection Examples

#### System Over-Voltage Protection

The MP2624 always monitors the voltage at SYS. When system over-voltage is detected (V<sub>SYS</sub> > V<sub>BATT\_FULL</sub>+  $\Delta$ V +100mV), the DC/DC converter is turned off, and the system is powered by the battery via the battery FET.  $\Delta$ V can be set to 50mV or 100mV via the l<sup>2</sup>C register REG01 Bit[0].

During heavy system load transient, System OVP often happens when load transient from heavy to light. The timer is suspend when system OVP, so the timer may transfer between normal and suspend frequently, the timer counter will receive a fault timer clock signal, then fault timer out may happen under this condition.






Figure 6: Battery Float Detection Flow

# Input Voltage Based and Input Current Based Power Management

To meet the maximum current limit for the USB specification and avoid overloading the adapter, the MP2624 features both input current and input voltage power management by continuously monitoring the input current and input voltage. The total input current limit is programmable to prevent the input source from being overloaded. When the input current hits the limit, the charge current tapers off to keep the input current from increasing further.

If the pre-set input current limit is higher than the rating of the adapter, the back-up input voltage based power management works to prevent the input source from being overloaded. When the input voltage falls below the input voltage regulation threshold, due to the heavy load, the charge current is reduced to keep the input voltage from dropping further.

During CV mode, while battery voltage has been charged to the value only 100mV lower than the battery full threshold, if the power path management happens and charge current drops be lower than  $I_{BF}$ , the charge full will be fault detected.

The operation of the power path management is applied in the following two cases:

As mentioned in the "NVDC Power Structure" section,

- a) When  $V_{BATT} < V_{SYS_{MIN}} + 60mV$ , the system voltage is regulated at Max  $(V_{SYS_{MIN}}, V_{BATT}) + \Delta V$ . If the input current or voltage regulation threshold is reached, the system voltage loop will lose the control of the DC/DC converter, which will cause system voltage drops. Once the system voltage drops by 2%·V<sub>SYS\_MIN</sub>, the charge current will be decreased to keep the system voltage from dropping further.
- b) When  $V_{BATT} > V_{SYS_{MIN}} + 60mV$  (since the battery is connected to the system directly due to the free transition between each control loop), the charge current will decrease automatically when the input current limit or the voltage regulation threshold is reached.

## Battery Supplement Mode

During battery supplement mode, the charge current is reduced to keep the input current or

input voltage from dropping when DPM occurs. If the input source is still overloaded, even when the charge current has decreased to zero, the system voltage starts to fall off. Once the system voltage falls below the battery voltage, the MP2624 enters battery supplement mode. The battery will power both the system and the DC/DC converter simultaneously.

An ideal diode mode is designed in the MP2624 to optimize the control transition between the battery FET and DC/DC converter. The battery FET will enter ideal diode mode under the following conditions:

- a) Charging start-up when  $V_{BATT} > V_{SYS_{MIN}} + \Delta V$ .
- b) When  $V_{BATT} < V_{SYS_{MIN}} + \Delta V$ , if the system voltage drops below the battery voltage, the battery FET will enter ideal diode mode.

During ideal diode mode, the battery FET operates as an ideal diode. When the system voltage is 40mV below the battery voltage, the battery FET turns on and regulates the gate drive of the battery FET; the  $V_{DS}$  of the battery FET remains around 20mV. As the discharge current increases, the battery FET obtains a stronger gate drive and a smaller  $R_{DS}$  until the battery FET is fully on.

#### NTC (Negative Temperature Coefficient) Thermistor

"Thermistor" is the generic name given to a thermally sensitive resistor. Generally, a negative temperature coefficient thermistor is called a thermistor. Depending on the manufacturing method and the structure, there are many thermistor shapes and characteristics for various applications. The thermistor resistance values, unless otherwise specified, are classified at a standard temperature of 25°C. The resistance of a temperature is solely a function of its absolute temperature.

Refer to the thermistor datasheet. The mathematical expression, which relates to the resistance and the absolute temperature of a thermistor, is shown in Equation (1):

$$\mathbf{R}_{1} = \mathbf{R}_{2} \cdot \mathbf{e}^{\beta \cdot \left(\frac{1}{\mathsf{T}_{1}} - \frac{1}{\mathsf{T}_{2}}\right)}$$
(1)

Where R1 is the resistance at the absolute temperature T1, R2 is the resistance at the

absolute temperature T2, and  $\beta$  is a constant, which depends on the material of the thermistor.

In charge mode, the MP2624 monitors continuously the battery's temperature by measuring the voltage at NTC. This voltage is determined by the resistive divider whose ratio is produced by the different resistances of the NTC thermistor under the different ambient temperatures of the battery.




Figure 7: NTC Window

MP2624 sets internally a pre-determined upper and lower bound of the range. If the voltage at NTC goes out of this range, which means the temperature is outside the safe operating limit, the charging is ceased unless the operating temperature returns to a safe range.

To satisfy the JEITA requirement, the MP2624 monitors four temperature thresholds: the cold battery threshold ( $T_{NTC}$ <0°C), the cool battery threshold (0°C<T<sub>NTC</sub><10°C), the warm battery

threshold ( $45^{\circ}C < T_{NTC} < 60^{\circ}C$ ), and the hot battery threshold (T<sub>NTC</sub>>60°C). For a given NTC thermistor, these temperatures correspond to the V<sub>COLD</sub>, V<sub>COOL</sub>, V<sub>WARM</sub>, and V<sub>HOT</sub>. When V<sub>NTC</sub> < V<sub>HOT</sub> or  $V_{NTC} > V_{COLD}$ , the charging is suspended, and the timers are suspended. When  $V_{HOT} < V_{NTC} < V_{WARM}$ , the charge-full voltage (VBATT FULL) is reduced by 150mV compared to the programmable threshold. When  $V_{COOL}$  <  $V_{NTC}$  <  $V_{COLD}$ , the charging current is reduced to half of the programmable charge current. Figure 7 shows the JEITA control.

# Separate Pull-Up Pin VNTC for NTC Protection

As shown in Figure 8, a separate pull-up VNTC is designed as the internal pull-up terminal of the resistive divider for the NTC comparator. Both the reference divider and the feedback divider are connected together to VNTC. The VNTC is connected to VREF via an internal switch (in charge mode only).





Figure 8: NTC Protection Circuit





#### **DM/DP USB Detection**

The USB ports in personal computers are convenient places for portable devices (PDs) to draw current for charging batteries. If the portable device is attached to a USB host of hub, then the USB specification requires the portable device to draw a limited current (100mA/500mA in USB2.0, and 150mA/ 900mA in USB3.0). When the device is attached to a charging port, it is allowed to draw more than 1.5A.

The MP2624 features input source detection compatible with the Battery Charging Specification Revision 1.2 (**BC1.2**) to program the input current limit during default mode. The user can force DP/DM detection in the host mode by writing 1 to REG07 Bit [7].

When the input source is first applied, the input current limit begins with 100mA by default. If the input source passes the input source qualification, the MP2624 starts DP/DM detection. The DP/DM detection circuit is shown in Figure 10.

The DP/DM detection has two steps:

- 1. Data Contact Detection (DCD)
- 2. Primary Detection.

DCD detection uses a current source to detect when the data pins have made contact during an attach event. The protocol for data contact detect is as follows:

- The power device (PD) detects V<sub>IN</sub> asserted.
- The PD turns on DP I<sub>DP\_SRC</sub> and the DM pull-down resistor for 40ms.
- The PD waits for the DP line to be low.
- The PD turns off I<sub>DP\_SRC</sub> and the DM pulldown resistor when the DP line is detected as low or the 40ms timer is expired.

DCD allows the PD to start primary detection as soon as the data pins have made contact. Once the data contact is detected, the MP2624 will jump to the primary detection immediately. If the data contact is not detected, the MP2624 will jump automatically to the primary detection after 300ms from the beginning of the DCD. Primary detection is used to distinguish between the USB host (or SDP) and different types of charging ports.

During primary detection, the PD turns on the  $V_{DP\_SRC}$  on DP and the  $I_{DM\_SINK}$  on DM. If the portable device is attached to a USB host, the DM is low.

Figure 9 shows the USB detection flow chart.

To be compatible with the USB specification and BC1.2, set the input current limit according to the values listed in Table 2.

Table 2:	Input	Current	Limit	vs. I	USB	Туре
----------	-------	---------	-------	-------	-----	------

DP/DM Detection	OTG	Iin_lmt	REG08 [7:6]
Floating	Х	100mA	00
SDP	LOW	100mA	10
SDP	HIGH	500mA	10
DCP	Х	1.8A	01

The USB detection runs as soon as the  $V_{IN}$  is detected and is independent of the charge enable status. After the DP/DM detection is complete, the MP2624 will set the input current limit according to Table 2 and assert the USB port type in REG08 Bit [7-6]. The host is able to revise the input current limit as well according to the USB port type asserted in the REG08 Bit [7:6].




Figure 10: DP/DM Detection Circuit

When the detection algorithm is complete, the DP and DM signal lines enter a high-Z (HZ) state with an approximate 4pF capacitive load.

#### Input Current Limit Setting via ILIM

For safe operation, the MP2624 has an additional hardware pin (ILIM) to adjust the maximum input current limit. It can be set by a resistor connected from ILIM to GND. The actual input current limit is the lower value between the ILIM setting and the register setting value via I<sup>2</sup>C.

#### Interrupt to Host (INT)

The MP2624 has an alert mechanism, which can output an interrupt signal via INT to notify the system of the operation by outputting a 256µs low state INT pulse. All of the events below trigger the INT output:

- Good input source detected
- USB detection completed
- UVLO
- Charge completed
- Any fault in REG09 (Watchdog timer fault, OTG fault, thermal fault, safety timer fault, battery OVP fault, and NTC fault)

When a fault occurs, the charger device sends out an INT signal and latches the fault state in REG09 until the host reads the fault register. Before the host reads REG09, the charger device will not send a new INT signal upon new faults except for NTC faults. The NTC fault is not latched and always reports the current thermistor conditions.

In order to read the current fault status, the host has to read REG09 two times consecutively. The 1<sup>st</sup> reads the fault register status from the last INT, and the 2<sup>nd</sup> reads the current fault register status.

#### **Safety Timer**

The MP2624 provides both a pre-charge and complete charge safety timer to prevent an extended charging cycle due to abnormal battery conditions. The total safety timer for both trickle charge and pre-charge is 1 hour when the battery voltage is lower than  $V_{BATT_PRE}$ . The complete charge safety timer starts when the battery enters constant-current charge. The constant-current charge safety timer can be programmed by I<sup>2</sup>C. The safety timer feature can be disabled

via I<sup>2</sup>C. The safety timer does not operate in USB OTG mode.

The safety timer is reset at the beginning of a new charging cycle. Also, it can be reset by toggling CE or write 00 and 01 sequentially to the REG01 Bit [5:4]. The following actions restart the safety timer:

- A new charge cycle has begun.
- Toggling CE from low to high to low (charge enable)
- Write REG01 Bit [5:4] from 00 to 01 (charge enable)
- Write REG05 Bit [3] from 0 to 1 (safety timer enable)
- Write REG01 Bit [7] from 0 to 1 (software reset)

The timer can be refreshed after timer out when one of the following thing happens:

- The input power reset.
- Toggling CE from low to high to low (charge enable).
- Writing REG01 Bit[5:4] from 00 to 01 (charge enable).

MP2624 adjusts automatically or suspends the timer when a fault occurs.

The timer is suspended during the conditions below:

- The battery is discharging
- System OVP occurs
- NTC hot or cold fault

If the input current limit, input voltage regulation, or thermal regulation threshold is reached, the rest of the timer is doubled by enable the 2X timer in PPM function (REG07H Bit[6]=1). Once the PPM operation is removed, the rest of the timer returns to the original setting. This setting may cause an application issue, if the IC operates in and out of PPM frequently, the single timer period will be divided, which causes false timer out termination. The solution is to disable the 2X timer function by set REG07H Bit[6] to 0.

#### **USB** Timer

The total charging timer in default mode from the 100mA USB source is limited by a 45 minute timer. When this timer expires, the MP2624 stops the converter and goes into high-Z mode.

Once the device enters the HIZ state in host mode, it stays in HIZ until the host writes REG00 [7] to 0. When the processor starts-up, it is recommended to first check if the charger is in HIZ mode or not.

In default mode, the charger will reset REG00 [7] back to 0 when the input source is removed. When another power source is plugged in, the charger will run detection again and update the current limit.

#### Host Mode and Default Mode

The MP2624 is a host-controlled device. After the power-on reset, the MP2624 starts in the watchdog timer expiration state or default mode. All the registers are in the default settings.

Any write to the MP2624 makes it transition into host mode. All the device parameters are programmable by the host. To keep the device in host mode, the host has to reset the watchdog timer regularly by writing 1 to REG01 Bit [6] before the watchdog timer expires. Once the watchdog timer expires, the MP2624 returns to default mode.

#### VREF LDO Output

The VREF LDO supplies the internal bias circuits as well as the high-side and low-side FET gate drive. The pull-up rail of STAT can be connected to VREF as well. The VREF LDO will be enabled once OTG is enabled. In non-OTG mode, the internal VREF LDO is enabled when the following conditions are valid:

- V<sub>IN</sub> > 3.3V
- No thermal shutdown

Both the internal LDO output and  $V_{BATT}$  will be passed to VREF via a PMOS. Only when  $V_{IN} > V_{BATT}$  +250mV, the internal LDO output will be delivered to VREF.

The VREF power supply circuit is shown in Figure 11.

Figure 12 shows the host mode and default mode change flow chart.




Figure 11: VREF Power Supply Circuit

#### **Thermal Regulation and Thermal Shutdown**

The MP2624 monitors continuously the internal junction temperature to maximize power delivery and avoid overheating the chip. When the internal junction temperature reaches the preset threshold, the MP2624 starts to reduce the charge current to prevent higher power dissipation.

When the junction temperature reaches 150°C, the PWM step-down converter goes into shutdown mode.

#### **Battery Discharge Function**

If only the battery is connected and the input source is absent (but the OTG function is disabled), the battery FET is turned on completely when  $V_{BATT}$  is above the  $V_{BATT\_UVLO}$  threshold. The 10m $\Omega$  battery FET minimizes the conduction loss during discharge and VREF LDO stays off. The quiescent current of the MP2624 is as low as 20µA. The low on resistance and low quiescent current help extend the running time of the battery.

There is an over-current limit designed in the MP2624 to avoid system over current when the battery is discharging. Once the discharged current exceeds this limit ( $I_{DSG\_LMT}$  in EC Table) for a 20µs blanking time, the discharge FET is turned off. After a one second recovery time, the discharge FET is turned on again.






Figure 12: Host Mode and Default Mode

## **Battery Shipping Mode**

Write 1 to REG07 Bit[5] turns off the battery FET immediately when in battery discharge mode. Write 0 to REG07 Bit[5] turns on the battery FET again.

In applications where the battery is not removable, it's essential to disconnect the battery from the system to allow the system power reset. The MP2624 has a dedicated DISC pin to cut off the path from the battery to the system when the host has lost control. Once the logic at DISC is set to low for more than 8 seconds, the battery is disconnected from the system by turning off the battery FET as the battery shipping mode. When the DISC is pulled to logic high and logic low ang keeps the low period over 0.5s, the IC exit the shipping mode and the BATT FET is turned on again. This control is shown in Figure 13.




Figure 13: DISC Control Function




Figure 14: OTG Boost Start-Up Flow

## **OTG Boost Function**

The MP2624 is able to supply a regulated 5V output at IN for powering the peripherals compliant with the USB On-The-Go specification. The MP2624 will not enter the OTG mode if the battery is below the battery UVLO threshold to ensure that the battery is not drained. In order to enable the OTG mode, the input voltage at IN must be below 1.0V.

Boost operation can be enabled when REG01 Bit [5:4] = 10/11 and OTG is high. The OTG output current can be selected as 500mA or 1.3A via I<sup>2</sup>C (REG02 Bit [1:0]). During boost mode, the status register REG08 Bit [7:6] is set to 11.

Boost operation is enabled only when the following conditions are met:

- $V_{BATT} > V_{BATT_UVLO}$  (rising 2.7V)
- OTG is high, and REG01 Bit [5:4] =10/11
- After a 200ms delay, boost mode is enabled
- V<sub>IN</sub> < 1V

Once OTG is enabled, if the voltage at VIN does not go above the USB UVLO (4.65V) level within

30ms, the OTG fault will be asserted, and OTG will be disabled until the host command is executed, or OTG is toggled. Also, the MP2624 provides output short-circuit protection and output over-voltage protection. In OTG mode, if VIN falls below USB UVLO for more than 30ms, an OTG fault will be asserted, and OTG will be disabled until the host command is executed, or OTG is toggled. Any fault during boost operation sets the fault register REG09 Bit [6] to 1.

When both charging and OTG are enabled, the OTG operation takes priority.


Figure 14 shows the OTG boost start-up time sequence. Once OTG is enabled, the MP2624 will boost the PMID to 5.0V first. Then the block FET is regulated linearly with the current limit of  $I_{OLIM}$  + 300mA. When the  $V_{IN\_OTG}$  is charged higher than 4.6V within 6ms, the block FET is turned on fully. Otherwise, PMID tries to charge IN again after a 8ms off period. When the total time hits 56ms, the OTG is turned off and will not start again until the OTG mode is reset. When the OTG output is in an OCP condition or short condition, the output works the same process.

The MP2624 monitors continuously the voltage at  $V_{IN\_OTG}$  in OTG boost mode. Once the VIN exceeds  $V_{OTG\_OVP}$ , the MP2624 stops switching, and a corresponding fault register is set high to indicate the fault.

In boost mode, the MP2624 employs a fixed 1.5MHz PWM step-up switching regulator. It switches from PWM operation to pulse-skipping operation at light load.

#### OTG Output CC Mode

When in the OTG mode, the load at the V<sub>IN</sub> has current limit, which could be set via the I2C REG02H Bit[1:0], high to 2A. MP2624 could operates in CC mode when the current limit is reached while the V<sub>IN</sub> voltage does not drop to the over load or short circuit threshold ( $<V_{BATT}$ +100mV) as shown in Figure 15. Therefore, MP2624 not only has the CC mode during the charging process, but also has CC mode operation in OTG mode for various applications.



#### Figure 15. OTG Output U-I Curve

# Impedance Compensation to Accelerate Charging

Throughout the charging cycle, the constantvoltage charging stage occupies larger ratios. To accelerate the charging cycle, it is better to have the charging remain in the constant-current charge stage as long as possible.

MP2624 allows the user to compensate the intrinsic resistance of the battery by adjusting the charge full voltage threshold, according to the charge current and internal resistance. In addition, a maximum allowed regulated voltage is set for the sake of the safety condition. See Equation (2):

$$V_{BATT_{REG}} = V_{BATT_{FULL}} + Min \left( I_{CHG_{ACT}} \times R_{BAT_{CMP}}, V_{CLAMP} \right)$$
(2)

Where  $V_{BATT\_REG}$  is the battery regulation voltage,  $V_{BATT\_FULL}$  is the charge full voltage set via the I<sup>2</sup>C

REG04 Bit [7:2];  $I_{CHG\_ACT}$  is the real-time charge current during the operation;  $R_{BAT\_CMP}$  is the compensated resistor to simulate the resistor of the connection wire of the battery (it is selected through the REG06 Bit[7:5]), and  $V_{CLAMP}$  is the battery compensation voltage clamp (above  $V_{BATT FULL}$ ); it is selected via the REG06 Bit[4:2].

#### **Sleep Mode**

When the input power source is missing and OTG is disabled, the MP2624 will transition into sleep mode. During sleep mode, the battery powers the internal circuit, and the internal VREF LDO is turned off. The system is connected to the battery through the battery FET, and IN is bridged off from SYS by the reverse blocking FET. In order to extend the battery life during shipping and storage, the MP2624 can turn off the battery FET to minimize leakage.

#### **Series Interface**

The MP2624 family uses an I<sup>2</sup>C compatible interface for flexible charging parameters setting and instantaneous device status reporting. I<sup>2</sup>C<sup>™</sup> is a bidirectional 2-wire serial interface developed (now by Philips Semiconductor NXP Semiconductors). Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). The device can be considered a master or a slave when performing data transfers. A master is the device which initiates a data transfer on the bus and generates the clock signals to permit the transfer. At that time, any device addressed is considered a slave.


The device operates as a slave device with the address 4BH, receiving control inputs from the master device, like a micro controller or a digital signal processor.

The I<sup>2</sup>C interface supports both standard mode (up to 100k bits), and fast mode (up to 400k bits).

Both SDA and SCL are bi-direction lines, connecting to the positive supply voltage via a current source or pull-up resistor. When the bus is free, both lines are high. SDA and SCL are open drains.

The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low. One clock pulse is generated for each data bit transferred (see Figure 16).







All the transactions begin with a START (S) and can be terminated by a STOP (P). A high to low transition on the SDA line while the SCL line is high defines a START condition. A low to high transition on the SDA line when the SCL line is high defines a STOP condition. START and STOP conditions are always generated by the master. The bus is considered busy after the START condition; it is considered free after the STOP condition (see Figure 17).





Figure 17: START and STOP Conditions

Every byte on the SDA line must be 8 bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a slave cannot receive or transmit another complete byte of data until it has performed some other function, it can hold the SCL line low to force the master into a wait state (clock stretching). Data transfer then continues when the slave is ready for another byte of data and releases the SCL line (see Figure 18).



The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received, so another byte may be sent. All clock pulses, including the acknowledge 9<sup>th</sup> clock pulse, are generated by the master.

The transmitter releases the SDA line during the acknowledge clock pulse, so the receiver can pull the SDA line low. It remains high during the 9<sup>th</sup> clock pulse; this is the "not acknowledge" signal.

The master can then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

After the START, a slave address is sent. This address is 7 bits long followed by the 8<sup>th</sup> bit a data direction bit (bit R/W). A zero indicates a transmission (WRITE), and a one indicates a request for data (READ). The complete data transfer is shown in Figure 19.





Figure 19: Complete Data Transfer


1	7	1	1	8	1	8	1	1
s	Slave Address	0	ACK	Reg Address	ACK	Data Address	АСК	Ρ

Figure 20: Single Write


	1   1	8	1	1	7	1	1	8	1	1
S Slave Address	0 ACK	Reg Address	АСК	s	Slave Address	1	АСК	Data	NCK	Р

Figure 21: Single Read









#### Figure 23: Multi Read

If the register address is not defined, the charger IC sends back NACK and returns to an idle state.

The charger device supports multi-read and multi-write on REG00 through REG08.

The fault register REG09 locks the previous fault and only clears it after the register is read. For example, if the charge safety timer expiration fault occurs but recovers later, the fault register REG09 reports the fault when it is read the first time; it returns to normal when it is read the second time. To verify a real time fault, the fault register REG09 should be read twice to get the real condition. In addition, the fault register REG09 does not support multi-read or multi-write.

REG09 is a fault register. It keeps all the fault information from the last read until the host issues a new read. For example, if there is a TS fault but it is recovered immediately, the host still sees the TS fault during the first read. In order to get the present fault information, the host has to read REG09 for the second time. REG09 does not support multi-read and multi-write.

# I<sup>2</sup>C REGISTER MAP

## IC Address: 4BH

MPS.

## Input Source Control Register/ Address: 00H (Default: 0011 0000)

Bit	Symbol	Description	Read/ Write	Default
Bit 7	EN_HIZ <sup>(7)</sup>	0 – Disable, 1 – Enable	Read/ Write	Default: Disable (0)
Input Volta	age Regulation	·		
Bit 6	V <sub>IN_REG</sub> [3]	640mV		Offset: 3.88V
Bit 5	V <sub>IN_REG</sub> [2]	320mV	Deed/ Write	Range:3.88V – 5.08V
Bit 4	V <sub>IN_REG</sub> [1]	160mV	Read/Write	Default: 4.36V
Bit 3	V <sub>IN_REG</sub> [0]	80mV		(0110)
Input Curr	ent Limit			
Bit 2	I <sub>IN_LMT</sub> [2]	000 – 100mA 001 – 150mA 010 – 500mA		Default: SDP: 100mA (000) or 500mA (010)
Bit 1	I <sub>IN_LMT</sub> [1]	011 – 900mA 100 – 1200mA 101 – 1800mA	Read/ Write	Default: DCP/CDP:
Bit 0	I <sub>IN_LMT</sub> [0]	101 – 1800mA 110 – 2000mA 111 – 3000mA		1.8A (101)
Power-Or	n Configuration F	Register / Address: 01H (Defau	lt: 0001 1011)	
Bit	Symbol	Description	Read/ Write	Default
Bit 7	Register reset	0 – Keep current setting 1 - Reset	Read/ Write	Keep current register setting (0)
Bit 6	I <sup>2</sup> C watchdog timer reset	0 – Normal 1 – Reset	Read/ Write	Normal (0)
Charger C	Configuration			
Bit 5	Mode [1]	00 – Charge disable	Deed/Write	Charge better (01)
Bit 4	Mode [0]	- 01 – Charge battery 10/11 – OTG,	Read/ Write	Charge battery (01)
Minimum	System Voltage	<b>I</b>		
Bit 3	V <sub>SYS_MIN</sub> [2]	0.4V		Offset: 3V
Bit 2	V <sub>SYS_MIN</sub> [1]	0.2V	Read/ Write	Range: 3V – 3.7V Default: 3.6V (110)
Bit 1	V <sub>SYS_MIN</sub> [0]	0.1V		
System R	egulation Voltage F	ligher than Full Battery Voltage	I	
Bit 0	V <sub>SYS_MAX</sub> [0]	0 – 50mV 1 – 100mV	Read/ Write	Default: 100mV (1)

## NOTE:

7) This is used to turn off the DC/DC only. At this time, the system is powered by the battery.

# MPS.

## MP2624 - 4.5A SW CHARGER W/ I<sup>2</sup>C CONTROL, NVDC POWER PATH, USB OTG

Bit	Symbol	Description	Read/ Write	Default				
Bit 7	I <sub>СНG</sub> [5]	2048mA		Offset: 512mA				
Bit 6	I <sub>СНG</sub> [4]	1024mA		Range: 512mA – 4544mA				
Bit 5	I <sub>СНG</sub> [3]	512mA	Read/ Write	-				
Bit 4	I <sub>CHG</sub> [2]	256mA	Reau/ white	Default: 1024mA (001000)				
Bit 3	I <sub>СНG</sub> [1]	128mA						
Bit 2	I <sub>СНG</sub> [0]	64mA						
USB OTC	USB OTG Current Limit							
Bit 1	I <sub>OLIM</sub> [1]	00 – 500mA	1.3A (01)					
Bit 0	I <sub>OLIM</sub> [0]	01 – 1.3A	Read/ Write					

## Charge Current Control Register/ Address: 02H (Default: 0010 0001)

## Pre-Charge/ Termination Current/ Address: 03H (Default: 0011 0011)

Bit	Symbol	Description	Read/ Write	Default	
Pre-Cha	arge Current				
Bit 7	I <sub>PRE</sub> [3]	512mA		Offset: 64mA	
Bit 6	I <sub>PRE</sub> [2]	256mA	Deed/ W/rite	Range: 64mA – 1024mA Default: 256mA	
Bit 5	I <sub>PRE</sub> [1]	128mA	Read/ Write		
Bit 4	I <sub>PRE</sub> [0]	64mA		(0011)	
Termina	ation Current				
Bit 3	I <sub>BF</sub> [3]	512mA		Offset: 64mA	
Bit 2	I <sub>BF</sub> [2]	256mA	Read/ Write	Range: 64mA – 1024mA	
Bit 1	I <sub>BF</sub> [1]	128mA	Read/ white	Default: 256mA	
Bit 0	I <sub>BF</sub> [0]	64mA		(0011)	

Bit	Symbol	Description	Read/ Write	Default	
Charge	Full Voltage		•		
Bit 7	V <sub>BATT_FULL</sub> [5]	480mV		Offset: 3.48V	
Bit 6	VBATT_FULL [4]	240mV		Range: 3.48V – 4.425V	
Bit 5	VBATT_FULL [3]	120mV	Read/ Write	Default: 4.2V (110000)	
Bit 4	VBATT_FULL [2]	60mV	Reau/ White		
Bit 3	VBATT_FULL [1]	30mV			
Bit 2	V <sub>BATT_FULL</sub> [0]	15mV			
Pre-Cha	arge Threshold				
Bit 1	V <sub>BATT_PRE</sub>	0 – 2.8V 1 – 3.0V	Read/ Write	3.0V (1)	
Battery	Recharge Threshol	d (below $V_{BATT_FULL}$ )			
Bit 0	V <sub>RECH</sub>	0 – 200mV 1 – 100mV	Read/ Write	100mV (1)	
Charge	Termination/Tim	er Control Register / Address:	05H (default: "	1001 1000)	
Bit	Symbol	Description	Read/ Write	Default	

## Charge Voltage Control Register/ Address: 04H (Default 1100 0011)

Bit	Symbol	Description	Read/ Write	Default				
Terminatio	Termination Setting							
Bit 7	EN_BF	0 – Disable 1 – Enable	Read/ Write	Enable (1)				
Terminatio	on Indicator Thresho	bld						
Bit 6	BF_STAT	0 – Match $I_{BF}$ 1 – Indicate before the actual termination on START	Read/ Write	Match I <sub>BF</sub> (0)				
I <sup>2</sup> C Watch	dog Timer Limit							
Bit 5	WATCHDOG [1]	00 – Disable timer						
Bit 4	WATCHDOG [0]	01 – 40s 10 – 80s 11 – 160s	Read/ Write	40s (01)				
Safety Tin	ner Setting							
Bit 3	EN_TIMER	0 – Disable 1 – Enable	Read/ Write	Enable timer (1)				
Constant-	Current Charge Tim	er (2x during PPM)						
Bit 2	CHG _TMR [1]	00 – 5hrs 01 – 8hrs	Read/ Write	5hrs (00)				
Bit 1	CHG _TMR [2]	10 – 12hrs 11 – 20hrs						
Bit 0	Reserved		Read/ Write	(0)				

Bit	Symbol	Description	Read/ Write	Default
Bit 7	R <sub>BAT_CMP</sub> [2]	40mΩ		Range: $0 - 70m\Omega$
Bit 6	R <sub>BAT_CMP</sub> [1]	20mΩ	Read/ Write	Default: 0mΩ (000)
Bit 5	R <sub>BAT_CMP</sub> [0]	10mΩ		
Battery Co	ompensation Voltag	e Clamp (above $V_{BATT_FULL}$ )		
Bit 4	V <sub>CLAMP</sub> [2]	64mV		Range: 0 – 112mV
Bit 3	V <sub>CLAMP</sub> [1]	32mV	Read/ Write	Default: 0mV (000)
Bit 2	V <sub>CLAMP</sub> [0]	16mV		
Thermal F	Regulation Threshole	d		
Bit 1	T <sub>REG</sub> [1]	00 – 60°C 01 – 80 °C	Read/ Write	Default: 120°C (11)
Bit 0	T <sub>REG</sub> [0]	10 – 100 °C 11 – 120°C	Read/ White	

# Compensation/ Thermal Regulation Control Register / Address: 06H (Default: 0000 0011)

## Miscellaneous Operation Control Register/ Address: 07H (Default: 0101 1011)

Bit	Symbol	Description	Read/ Write	Default
Bit 7	USB_DET_EN	0 – Not in DP/DM detection 1 – Force DP/DM detection	Read/ Write	Not in DP/DM detection (0)
Bit 6	TMR2X_EN	0 – Disable 2x extended safety timer 1 – Enable 2x extended safety timer	Read/ Write	Enable (1)
Bit 5	BATFET_DIS	0 – Enable 1 – Turn off	Read/ Write	Enable (0)
Bit 4	Reserved		Read/ Write	(0)
Bit 3	EN_NTC	0 – Disable 1 – Enable	Read/ Write	Enable (1)
Bit 2	BATUVLO_DIS	0 – Enable 1 – Disable	Read/ Write	(0)
Bit 1	INT_MASK [1]	0 – No INT during CHG_FAULT 1 – INT in CHG_FAULT	Read/ Write	INT in CHG_FAULT (1)
Bit 0	INT_MAST [0]	0 – No INT during BAT_FAULT 1 – INT in BAT_FAULT	Read/ Write	INT in BAT_FAULT (1)



Bit	Symbol	Description	Read/ Write	Default
Bit 7	V <sub>BUS_STAT</sub> [1]	00 – Unknown 01 – Adaptor port	Deederby	Unknown (00) (Including no input or
Bit 6	V <sub>BUS_STAT</sub> [0]	10 – USB host 11 – OTG	Read only	DPDM detection incomplete)
Bit 5	CHG_STAT [1]	00 – Not charging 01 – Trickle charge	Read only	Not charging (00)
Bit 4	CHG_STAT [0]	10 – Constant-current charge 11 – Charge done	ricede only	
Bit 3	PPM_STAT	0 – No PPM 1 – VINPPM or IINPPM	Read only	No PPM (0) (No power path management occurs)
Bit 2	PG_STAT	0 – No power good 1 – Power good	Read only	No power good (0)
Bit 1	THERM_STAT	0 – Normal 1 – Thermal regulation	Read only	Normal (0)
Bit 0	VSYS_STAT	0 – In VSYSMIN regulation 1 – Not in VSYSMIN regulation	Read only	Not in VSYSMIN regulation (1)

## System Status Register/ Address: 08H (Default: 0000 0001)

## Fault Register/ Address: 09H (Default: 0000 0000)

Bit	Symbol	Description	Read/ Write	Default
Bit 7	WATCHDOG_F AULT	0 – Normal 1 – Watchdog timer expiration	Read only	Normal (0)
Bit 6	OTG_FAULT	0 – Normal 1 – VBUS overloaded, VBUS OVP, or battery under voltage	Read only	Normal (0)
Bit 5	CHG_FAULT [1]	00 – Normal	Read only	Normal (00)
Bit 4	CHG_FAULT [0]	01 – Input fault (bad source) 00 – Thermal shutdown 11 – Safety timer expiration		
Bit 3	BAT_FAULT	0 – Normal 1 – Battery OVP	Read only	Normal (0)
Bit 2	NTC_FAULT [2]	000 – Normal	Read only	
Bit 1	NTC_FAULT [1]	001 – NTC cold 010 – NTC cool		Normal (000)
Bit 0	NTC_FAULT [0]	011 – NTC warm 100 – NTC hot		


Bit	Symbol	Description	Read/ Write	Default	
Bit 7	Reserved		Read only	(0)	
Bit 6	Reserved		Read only	(0)	
Part Num	ber				
Bit 5	PN [2]	MP2624 (000)	Read only	(000)	
Bit 4	PN [1]				
Bit 3	PN [0]				
Bit 2	NTC_TYPE	0 – Standard 1 – JEITA	Read only	(1)	
Revision	Revision				
Bit 1	Rev [1]		Read only	(00)	
Bit 0	Rev [0]				

# Vender/ Part/ Reversion Status Register/ Address: 0AH (Default: 0000 0100)

# **CONTROL FLOW CHART**

mps






# CONTROL FLOW CHART (continued)

**Charging Process** 


니드



# CONTROL FLOW CHART (continued)

#### **Charging Process**

mps'



# **APPLICATION INFORMATION**

## **Component Selection**

## Setting the Input Current Limit

The input current limit setting is set according to the input power source. For an adapter input, the input current limit can be set through I<sup>2</sup>C by the GUI. To set a value that is not provided by the I<sup>2</sup>C, the input current limit can be set through ILIM. Connect a resistor from ILIM to AGND to program the input current limit. The relationship is calculated using Equation (3):

$$I_{IN\_LMT} = \frac{48.48}{R_{ILIM}(k)}(A)$$
 (3)

The MP2624 selects the lower one of the I<sup>2</sup>C and resistor setting for its input current limit setting. For resistor setting, use 1% accuracy resistor.

For a USB input, the input current limit is set according to Table 2.

#### Selecting the Inductor

Inductor selection is a trade off between cost, size, and efficiency. A lower inductance value corresponds to a smaller size, but it results in a higher ripple current, a higher magnetic hysteretic loss, and a higher output capacitance. Choosing a higher inductance value gives the benefit of a lower ripple current and smaller output filter capacitors, but it may result in higher inductor DC resistance (DCR) loss and larger size.

From a practical standpoint, the inductor ripple current should not exceed 30% of the maximum load current under worst-case conditions. When operating with a typical 5V input voltage, the maximum inductor current ripple occurs at the corner point between the trickle charge and the CC charge (V<sub>BATT</sub> = 3V). Estimate the required inductance with Equation (4) and Equation (5):

$$L = \frac{V_{IN} - V_{BATT}}{\Delta I_{L_MAX}} \frac{V_{BATT}}{V_{IN} \times f_{S}(MHz)} (\mu H)$$
(4)

$$I_{\text{PEAK}} = I_{\text{LOAD(MAX)}} \times (1 + \frac{\text{%ripple}}{2})(A)$$
 (5)

Where, V<sub>IN</sub>, V<sub>BATT</sub>, and fs are the typical input voltage, battery voltage, and switching frequency, respectively.  $\Delta I_{L\_MAX}$  is the maximum inductor

ripple current, which is usually 30% of the CC charge current.

Although the maximum charge current can be set to a high 4.5A, the real charge current cannot reach this value as the input current limit. For most applications, allow a large enough margin to avoid hitting the peak current limit of the highside switch (7A, typically). The maximum inductor current ripple is set to 1.0A with 5Vin (30% of the max load- about 3.5A considering the input current limit); the inductor is 0.75 $\mu$ H. Select 1.0 $\mu$ H in the application with the saturation current over 4.5A Select 1.0 $\mu$ H in the application with the saturation current over 4.5A

Choose a larger inductance such as 2.2uH is good for the EMI consideration with smaller current ripple, while the size may be larger.

#### Selecting the Input Capacitor

The input current to the step-down converter is discontinuous, therefore a capacitor is required to supply the AC current to the step-down converter while maintaining the DC input voltage. Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low ESR electrolytic capacitors will suffice. Choose X5R or X7R dielectrics when using ceramic capacitors.

Since the input capacitor  $(C_{IN})$  absorbs the input switching current, it requires an adequate ripple current rating. The RMS current in the input capacitor can be estimated with Equation (6):

$$I_{C_{IN}} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$
(6)

Where, V<sub>OUT</sub> is V<sub>SYS</sub>.

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , where  $I_{CIN} = I_{LOAD}/2$ . For simplification, choose the input capacitor with a RMS current rating greater than half of the maximum load current.

For the MP2624, the RMS current in the input capacitor comes from PMID to GND, so a small, high-quality ceramic capacitor (e.g.,  $4.7\mu$ F), should be placed as close to the IC as possible from VPMID to PGND. The remaining capacitor should be placed from VIN to GND.

When using ceramic capacitors, make sure they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input.

#### Selecting the Output Capacitor

The output capacitor  $C_{SYS}$  from the typical application circuit is in parallel with the SYS load.  $C_{SYS}$  absorbs the high-frequency switching ripple current and smoothes the output voltage. Its impedance must be much less than the system load to ensure it properly absorbs the ripple current.

Use a ceramic capacitor because it has a lower ESR and a smaller size. This allows the ESR of the output capacitor to be ignored. Thus, the output voltage ripple is given with Equation (7):

$$\Delta r = \frac{\Delta V_{SYS}}{V_{SYS}} = \frac{1 - \frac{V_{SYS}}{V_{IN}}}{8 \times C_{SYS} \times f_{S}^{2} \times L}\%$$
(7)

In order to guarantee  $\pm 0.5\%$  system voltage accuracy, the maximum output voltage ripple must not exceed 0.5% (e.g. 0.1%). The maximum output voltage ripple occurs at the minimum system voltage and the maximum input voltage.

For  $V_{IN} = 7V$ ,  $V_{SYS\_MIN} = 3.6V$ , L = 2.2µH, f<sub>S</sub> = 1.6MHz, and  $\Delta r = 0.1\%$ . The output capacitor can be calculated as 11µF using Equation (8):

$$C_{SYS} = \frac{1 - \frac{V_{SYS\_MIN}}{V_{IN}}}{8 \times f_{S}^{2} \times L \times \Delta r}$$
(8)

Then, choose a 22µF ceramic capacitor.

#### **Resistor Selection for the NTC Sensor**

Figure 9 shows an internal resistor divider reference circuit that limits both the high and low temperature thresholds at  $V_{TH\_High}$  and  $V_{TH\_Low}$ , respectively. For a given NTC thermistor, select an appropriate  $R_{T1}$  and  $R_{T2}$  to set the NTC window using Equation (9) and Equation (10):

$$\frac{\mathsf{R}_{T2}//\mathsf{R}_{NTC\_Cold}}{\mathsf{R}_{T1} + \mathsf{R}_{T2}//\mathsf{R}_{NTC\_Cold}} = \frac{\mathsf{V}_{TH\_Low}}{\mathsf{V}_{NTC}}$$
(9)

$$\frac{R_{T2}//R_{NTC\_Hot}}{R_{T1} + R_{T2}//R_{NTC\_Hot}} = \frac{V_{TH\_High}}{VCC}$$
(10)

 $R_{NTC_Hot}$  is the value of the NTC resistor at a high temperature (within the required temperature operating range), and  $R_{NTC_Cold}$  is the value of the NTC resistor at a low temperature.

The two resistors ( $R_{T1}$  and  $R_{T2}$ ) allow the high and low temperature limits to be programmed independently. With this feature, the MP2624 can fit most types of NTC resistors and different temperature operating range requirements.

 $R_{T1}$  and  $R_{T2}$  values depend on the type of the NTC resistor selected.

For example, for a 103AT thermistor, the thermistor has the following electrical characteristics:

At 0°C, 
$$R_{NTC_{Cold}} = 27.28 k\Omega$$
;

at 60°C,  $R_{NTC_{Hot}} = 3.02 k\Omega$ .

The following equation calculations are derived assuming that the NTC window is between 0°C and 50°C. According to Equation (9) and Equation (10), use  $\frac{V_{TH\_Low}}{V_{NTC}}$  and  $\frac{V_{TH\_High}}{V_{NTC}}$  from the EC table to calculate  $R_{T1} = 2.27k\Omega$  and  $R_{T2} = 6.86k\Omega$ .

#### **PCB Layout Guidelines**

Efficient PCB layout is critical to meet specified noise rejection requirements and improve efficiency. For best results follow the guidelines below:

1) Route the power stage adjacent to the grounds. Aim to minimize the high-side switching node (SW, inductor) trace lengths in the high-current paths and the current sense resistor trace.

2) Keep the switching node short and away from all small control signals, especially the feedback network.

3) Place the input capacitor as close as possible to PMID and PGND.

4) Place the output inductor close to the IC and connect the output capacitor between the inductor and PGND of the IC.

5) For high-current applications, the pins for the power pads (IN, SW, SYS, BATT, and PGND)

should be connected to as much copper on the board as possible. This improves thermal performance because the board conducts heat away from the IC.

6) Connect the PCB ground plane directly to the return of all components via holes. Also, it is recommended to place it, via holes, inside the PGND pads for the IC, if possible. Typically, a star ground design approach is used to keep circuit block currents isolated (high-power/low-power small signals), which reduces noise coupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is no ground-bounce issue; segregating the components minimizes coupling between the signals and stability requirements.

4) Pull the connection wire from the MCU (I<sup>2</sup>C) far away from the SW mode and cooper regions. SCL and SDA should be closely in parallel.

mps.

# **TYPICAL APPLICATION CIRCUITS**





Figure 24:	Typical	Application	Circuit of	f MP2624 with	5VIN
i iguie 24.	rypicai	Application	On Cuit O		

Qty	Ref	Value	Description	Package	Manufacture
1	C1	4.7µF	Ceramic Capacitor;10V; X5R or X7R	1206	Any
1	C2	1µF	Ceramic Capacitor;10V; X5R or X7R	0603	Any
1	C3	4.7µF	Ceramic Capacitor;10V; X5R or X7R	0805	Any
1	C4	1µF	Ceramic Capacitor;6.3V; X5R or X7R	0603	Any
1	C5	10µF	Ceramic Capacitor;6.3V; X5R or X7R	0603	Any
1	C6	470nF	Ceramic Capacitor;16V; X5R or X7R	0603	Any
2	C7,C8	22µF	Ceramic Capacitor;10V; X5R or X7R	1206	Any
1	RT1	10k	Film Resistor;1%	0603	Any
1	RT2	15k	Film Resistor;1%;	0603	Any
1	L1	1.0µH	Inductor;1.0uH;Low DCR;I <sub>SAT</sub> >5A	SMD	Any




# PACKAGE INFORMATION


QFN-22 (3mm x 4mm)




TOP VIEW



BOTTOM VIEW



SIDE VIEW



#### RECOMMENDED LAND PATTERN

#### NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX 4) JEDEC REFERENCE IS MO220. 5) DRAWING IS NOT TO SCALE

# **Revision History**

Revision #	Revision Date	Description	Pages Updated
1.0	8/25/2015	Initial Release	-
1.07	10/26/2020	Add a description to the feature list: IEC 62368-1 AK Certification	Page 2

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.