## General Description

The F2932 is a high reliability, low insertion loss, $50 \Omega$ SP2T absorptive RF switch designed for a multitude of wireless and other RF applications. This device covers a broad frequency range from 50 MHz to 8000 MHz . In addition to providing low insertion loss, the F2932 also delivers high linearity and high isolation performance while providing a $50 \Omega$ termination to the unused RF input port.

The F2932 uses a single positive supply voltage of 2.7 V to 5.5 V supporting three states using either 3.3 V or 1.8 V control logic.

## Competitive Advantage

The F2932 provides the following advantages
$\checkmark$ Insertion Loss $=0.79 \mathrm{~dB}^{*}$
$\checkmark$ RFX to RFC Isolation $=67 \mathrm{~dB}^{*}$
$\checkmark$ IIP3 $=+64 \mathrm{dBm} *$
$\checkmark \quad$ Active Port Operating Power Handling $=34 \mathrm{dBm}$
$\checkmark$ Term Port Operating Power Handling $=27 \mathrm{dBm}$
$\checkmark$ Extended Temperature Range $=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$

* 2 GHz


## Applications

- Base Station 2G, 3G, 4G
- Portable Wireless
- Repeaters and E911 systems
- Digital Pre-Distortion
- Point to Point Infrastructure
- Public Safety Infrastructure
- WIMAX Receivers and Transmitters
- Military Systems, JTRS radios
- RFID handheld and portable readers
- Test / ATE Equipment


## Features

- High Isolation:
- 70 dB @ 1 GHz
- 67 dB @ 2 GHz
- 65 dB @ 3 GHz
- 66 dB @ 4 GHz
- High Linearity:
- IIP2 of 111 dBm
- IIP3 of 64 dBm @ 2 GHz
- Wide Single Positive Supply Voltage Range
- 3.3 V and 1.8 V compatible control logic
- Operating temperature $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- $4 \mathrm{~mm} \times 4 \mathrm{~mm} 16$ pin QFN package


## Functional Block Diagram



## ORDERING INFORMATION

F2932NBGP8 ${ }^{\substack{\text { Trace } \\ \text { Red }}}$

## Absolute Maximum Ratings

| Parameter / Condition |  | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {DD }}$ to GND |  | $V_{\text {DD }}$ | -0.3 | +6.0 | V |
| VCTL, EN to GND |  | $V_{\text {logic }}$ | -0.3 | $\begin{gathered} \text { Lower of } \\ 3.6, \mathrm{~V}_{\mathrm{DD}}+0.3 \end{gathered}$ | V |
| RF1, RF2, RFC to GND |  | $\mathrm{V}_{\text {RF }}$ | -0.3 | +0.3 | V |
| RF Input Power ${ }^{1}$ | RF1 or RF2 as an input (Connected to RFC) | $\mathrm{P}_{\text {RF12 }}$ |  | 36 | dBm |
|  | RFC as an input (Connected to RF1 or RF2) | $\mathrm{P}_{\text {RFC }}$ |  | 36 |  |
|  | RFC as an input (All off state) | $\mathrm{P}_{\text {RFC_OfF }}$ |  | 30 |  |
|  | RF1 or RF2 as input (Terminated states) | $\mathrm{P}_{\text {RF12_TERM }}$ |  | 30 |  |
|  | RF1 and RF2 as inputs (All Off State) | $\mathrm{P}_{\text {RF12_OFF }}$ |  | $30^{2}$ |  |
| Maximum Junction Temperature |  | $\mathrm{T}_{\text {Imax }}$ |  | +140 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  | $\mathrm{T}_{\text {ST }}$ | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) |  | TLEAD |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| ESD Voltage- HBM (Per JESD22-A114) |  | $\mathrm{V}_{\text {ESDHBM }}$ |  | Class 2 (2500V) |  |
| ESD Voltage - CDM (Per JESD22-C101) |  | $\mathrm{V}_{\text {ESSCDM }}$ |  | Class C3 (1000V) |  |

Note 1: $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 50 \mathrm{MHz} \leq \mathrm{F}_{\mathrm{RF}} \leq 8000 \mathrm{MHz}, \mathrm{Tc}=105^{\circ} \mathrm{C}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50$ ohms.
Note 2: Each port.

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal and Moisture Characteristics

$\theta_{\mathrm{JA}}$ (Junction - Ambient)
$\theta_{\mathrm{Jc}}$ (Junction - Case) The Case is defined as the exposed paddle
Moisture Sensitivity Rating (Per J-STD-020)
$60^{\circ} \mathrm{C} / \mathrm{W}$
$3.9^{\circ} \mathrm{C} / \mathrm{W}$
MSL 1

F2932 Recommended Operating Conditions

| Parameter | Symbol | Condition |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{\text {D }}$ |  |  | 2.7 |  | 5.5 | V |
| Operating Temp Range | $\mathrm{T}_{\text {CASE }}$ | Exposed Paddle Temperature |  | -40 |  | +105 | ${ }^{\circ} \mathrm{C}$ |
| RF Frequency Range | $\mathrm{F}_{\text {RF }}$ |  |  | 50 |  | 8000 | MHz |
| RF Continuous Input CW Power (Non-Switched) ${ }^{1}$ | $\mathrm{P}_{\text {RF }}$ | RFC connected to RF1 or RF2 ${ }^{2}$ | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 34 | dBm |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 34 |  |
|  |  | RF1/ RF2 Input, Terminated State ${ }^{\text {3,4 }}$ | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  | RFC Input, All off State | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 27 |  |
| RF Continuous Input Power (RF Hot Switching CW) ${ }^{1}$ | $\mathrm{P}_{\text {RFSW }}$ | RFC Input, switching between RF1 and RF2. | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 30 | dBm |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 30 |  |
|  |  | RFC Input, switching into or out of All off State. | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  | RF1 or RF2 as input, switched between RFC and Term. | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  | RF1 and RF2 as inputs, switching into or out of All off State ${ }^{4}$. | $\mathrm{T}_{\mathrm{C}}=85^{\circ} \mathrm{C}$ |  |  | 27 |  |
|  |  |  | $\mathrm{T}_{\mathrm{C}}=105^{\circ} \mathrm{C}$ |  |  | 27 |  |
| RF1/2 Port Impedance | $\mathrm{Z}_{\text {RFX }}$ |  |  |  | 50 |  | $\Omega$ |
| RFC Port Impedance | $\mathrm{Z}_{\text {RFC }}$ |  |  |  | 50 |  |  |

Note 1: Levels based on: $V_{D D}=3.1 \mathrm{~V}$ to $5.5 \mathrm{~V}, 50 \mathrm{MHz} \leq \mathrm{F}_{\mathrm{RF}} \leq 8000 \mathrm{MHz}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50$ ohms. See Figure 1 for power handling derating vs RF frequency.
Note 2: Input could be: RFC, RF1, or RF2 (applied to only one input).
Note 3: Any RF1 / RF2 termination state. Power level specified is for each port.
Note 4: Power level specified is for each port.


Figure 1: Maximum RF Input Operating Power vs. RF Frequency

## Renesas

## F2932 SPECIFICATION

Typical Application Circuit, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$, $\mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$, Driven Port $=$ RF1 or RF2, input power $=$ $10 \mathrm{dBm}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50$ ohms, PCB board trace and connector losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High Threshold | $\mathrm{V}_{\mathrm{IH}}$ |  | 1.1 |  | Lower of $\left(3.6, V_{D D}\right)$ | V |
| Logic Input Low Threshold | $\mathrm{V}_{\text {IL }}$ |  | -0.3 |  | 0.6 | V |
| Logic Current | $\mathrm{I}_{\mathrm{IH},} \mathrm{I}_{\mathrm{IL}}$ | For each control pin | -1 |  | +1 | $\mu \mathrm{A}$ |
| DC Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  | 200 | $260^{1}$ | $\mu \mathrm{A}$ |
|  |  | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$ |  | 260 | 325 |  |
| Insertion Loss RFC to RF1 / RF2 | IL | 50 MHz |  | 0.68 |  | dB |
|  |  | 1 GHz |  | 0.73 |  |  |
|  |  | 2 GHz |  | 0.79 | 1.1 |  |
|  |  | 3 GHz |  | 0.82 |  |  |
|  |  | 4 GHz |  | 0.93 |  |  |
|  |  | 6 GHz |  | 1.06 |  |  |
|  |  | 8 GHz |  | 1.6 |  |  |
| Isolation <br> RFC to RF1 / RF2 | ISOC | 50 MHz | $77^{2}$ | 79 |  | dB |
|  |  | 1 GHz | 68 | 70 |  |  |
|  |  | 2 GHz | 63 | 67 |  |  |
|  |  | 3 GHz | 62 | 65 |  |  |
|  |  | 4 GHz | 60 | 66 |  |  |
|  |  | 6 GHz | 53 | 63 |  |  |
|  |  | 8 GHz |  | 45 |  |  |
| Isolation RF1 to RF2 | ISOX | 50 MHz |  | 86 |  | dB |
|  |  | 1 GHz |  | 64 |  |  |
|  |  | 2 GHz |  | 58 |  |  |
|  |  | 3 GHz |  | 54 |  |  |
|  |  | 4 GHz |  | 51 |  |  |
|  |  | 6 GHz |  | 45 |  |  |
|  |  | 8 GHz |  | 37 |  |  |
| Return Loss RFC, RF1, RF2 | RF RL | 50 MHz |  | 25 |  | dB |
|  |  | 1 GHz |  | 25 |  |  |
|  |  | 2 GHz |  | 23 |  |  |
|  |  | 3 GHz |  | 24 |  |  |
|  |  | 4 GHz |  | 20 |  |  |
|  |  | 6 GHz |  | 18 |  |  |
|  |  | 8 GHz |  | 14 |  |  |
| Return Loss RF1, RF2 Terminated | $\mathrm{RF}_{\text {RLTERM }}$ | 50 MHz |  | 40 |  | dB |
|  |  | 1 GHz |  | 31 |  |  |
|  |  | 2 GHz |  | 35 |  |  |
|  |  | 3 GHz |  | 23 |  |  |
|  |  | 4 GHz |  | 17 |  |  |
|  |  | 6 GHz |  | 19 |  |  |
|  |  | 8 GHz |  | 22 |  |  |

Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.

## Renesas

## F2932 Specification (CONT.)

Typical Application Circuit, $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}$, $\mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$, Driven Port $=$ RF1 or RF2, input power $=$ $10 \mathrm{dBm}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50$ ohms, PCB board trace and connector losses are de-embedded unless otherwise noted.


Note 1: Items in min/max columns in bold italics are Guaranteed by Test.
Note 2: Items in $\mathrm{min} / \mathrm{max}$ columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3: The input 1 dB compression point is a linearity figure of merit. Refer to the Recommended Operating Conditions section for the specified maximum operating power levels.
Note 4: Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 5.2 MHz . Note 5: $\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}$.
Note 6: Minimum time required between switching of states $=1$ / (Maximum Switching Rate).

## Control Mode

## Table 1 - Switch Control Truth Table

| VCTL | EN | RFC to RF1 | RFC to RF2 |
| :---: | :---: | :---: | :---: |
| 0 | 0 | OFF | ON |
| 1 | 0 | ON | OFF |
| 0 | 1 | OFF | OFF |
| 1 | 1 | OFF | OFF |

## Typical Operating Conditions (TOC)

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.

- $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$
- $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}\left(\mathrm{T}_{\mathrm{C}}=\right.$ Temperature of Exposed Paddle $)$
- $\mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$
- $Z_{S}=Z_{L}=50 \Omega$
- $P_{\text {IN }}=+10 \mathrm{dBm}$ for all small signal tests.
- $\mathbf{P}_{\text {IN }}=+\mathbf{1 5} \mathbf{d B m} /$ tone applied to RF1 or RF2 port for two tone linearity tests.
- Two tone frequency spacing $=1 \mathrm{MHz}$.
- RF1 or RF2 is the driven RF port and RFC is the output port.
- All unused RF ports terminated into $\mathbf{5 0}$ ohms.
- For Insertion Loss and Isolation plots, RF trace and connector losses are de-embedded (see EVKIT Board and Connector loss plot).
- Plots for Isolation and Insertion Loss over temperature and voltage are for a typical path. For performance of a specific path, refer to the online S-Parameter file.


## Typical Operating Conditions (-1 -)



RF1 Port Match [On State]


RF1 Port Match [Terminated State]


RF2 to RFC Insertion Loss


RF2 Port Match [On State]


RF2 Port Match [Terminated State]


## Typical Operating Conditions (- 2 -)



## RF1 to RFC Isolation [RF2 On State]



## RF1 to RF2 Isolation [RF1 On State]




RF2 to RFC Isolation [RF1 On State]


RF2 to RF1 Isolation [RF2 On State]


## Typical Operating Conditions (- 3 -)



## RF1 to RF2 Isolation [All Off State]




RF2 to RFC Isolation [All Off State]


EVKIT PCB and Connector Thru Loss


Input IP3 RF2 Port [ $\mathbf{T}_{\mathbf{c}}$ operating $=\mathbf{- 4 0 C}$ to 105C]


## Renesns

## Typical Operating Conditions (-4-)



## Package Drawing

( $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ 16-pin QFN), NBG16

Note: The F2932 uses EPAD Option P1 and Lead Option Z1


SIDE VEW


EPAD OPTION:

|  | P1 |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |
| D2 | 2.30 | 2.40 | 2.50 |
| E2 | 2.30 | 2.40 | 2.50 |

LEAD OPTION:

|  | Z1 |  |  |
| :---: | :---: | :---: | :---: |
|  | MIN | NOM | MAX |
| L | 0.45 | 0.55 | 0.65 |

Bottom new
NOTES:

1. All dimensions in mm.
2. The dimension and tolerancing meet ASME $\mathrm{Y}-14.5 \mathrm{M}-1994$.

## Land Pattern Dimension



NOTE:

1) ALL dimensions are in mm, Angles in degrees.
2) Top down view, as view on PCB.
3) Land Pattern in BLUE. NSMD Land Pattern Assumed
4) Land Pattern Recommendation as per IPC-7351B generic requirement for surface mount design and Land Pattern.

## Renesns

## Pin Diagram



## Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :--- |
| 1 | VDD | Power Supply. Bypass to GND with capacitors shown in the <br> Typical Application Circuit as close as possible to pin. |
| 2 | VCTL | Controls the selected path when EN is low. Is disabled when EN <br> is logic high. See Table 1. |
| 3 | RFC | RF Common Port. Matched to $50 \Omega$ when one of the 2 RF ports <br> is selected. If this pin is not 0 V DC, then an external coupling <br> capacitor must be used. |
| $4,6,7,8,10$, <br> $11,13,14,15$, <br> 16 | GND | Ground. Also, internally connected to the ground paddle. Ground <br> this pin as close to the device as possible. |
| 5 | EN | EN as a logic low allows VCTL to control the selected switch <br> path. With EN set to logic high puts the part in all paths off state <br> and disables the control of VCTL. See Table 1. |
| 9 | RF1 | RF1 Port. Matched to 50 $\Omega$. If this pin is not 0 V DC, then an <br> external coupling capacitor must be used. |
| 12 | RF2 | RF2 Port. Matched to 50 $\Omega$. If this pin is not 0 V DC, then an <br> external coupling capacitor must be used. |
| 17 | - EP | Exposed Pad. Internally connected to GND. Solder this exposed <br> pad to a PCB pad that uses multiple ground vias to provide heat <br> transfer out of the device and into the PCB ground planes. These <br> multiple ground vias are also required to achieve the specified <br> RF performance. |

## APPLICATIONS Information

## Default Start-up

There are no internal pull-up or pull-down resistors on the VCTL or EN pins.

## Logic Control

Control pins VCTL and EN are used to set the state of the SP2T switch (see Table 1).

## Power Supplies

A common VCC power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than $1 \mathrm{~V} / 20 \mu \mathrm{~s}$. In addition, all control pins should remain at $0 \mathrm{~V}(+/-0.3 \mathrm{~V})$ while the supply voltage ramps or while it returns to zero.

## Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pin 2 (VCTL) and pin 5 (EN) as shown below.


## Renesns

## EVkit Pictures

Top View


Bottom View


## EVkit / Applications Circuit



EVкit BOM

| Part Reference | QTY | DESCRIPTION | Mfr. Part \# | Mfr. |
| :---: | :---: | :--- | :---: | :---: |
| C1 | 0 | Not Installed (0402) |  |  |
| C2 | 1 | $0.1 \mu \mathrm{~F} \pm 10 \%, 16 \mathrm{~V}, \mathrm{X} 7 \mathrm{R}$, Ceramic Capacitor (0402) | GRM155R71C104K | Murata |
| C3, C4, C6 | 0 | Not Installed (0402) |  |  |
| C5 | 1 | $100 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{C0G}$, Ceramic Capacitor (0402) | GRM1555C1H101J | Murata |
| R1, R2 | 2 | $100 \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1000X | Panasonic |
| R3, R4 | 2 | $100 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1003X | Panasonic |
| R5 | 1 | $15 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1502X | Panasonic |
| R6 | 1 | $18 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1802X | Panasonic |
| J1 - J5 | 5 | SMA Edge Launch (0.375 inch pitch ground tabs) | $142-0701-851$ | Emerson Johnson |
| J6 | 1 | CONN HEADER VERT 4x2 POS GOLD | $67997-108 H L F$ | FCI |
| U1 | 1 | SP2T Switch 4 mm x 4 mm QFN16-EP | F2932NBGP | IDT |
| VCC | 1 | Test Point Loop (Red) | 5000 | Keystone Electronics |
| GND1, GND2 | 2 | Test Point Loop (Black) | 5001 | Keystone Electronics |
|  | 1 | Printed Circuit Board | F2932 EVKIT REV 1 | IDT |

## TOP MARKINGS



## eVkit Operation

## External Supply Setup

Set up a VCC power supply in the voltage range of 2.7 V to 5.5 V and disable the power supply output.

## Logic Control Setup

## Using the EVKIT to manually set the control logic:

On connector J6 connect a 2-pin shunt from pin 3 (VCC) to pin 4 (VLOGIC). This connection provides the VCC voltage supply to the Eval Board logic control pull up network. Resistors R5 and R6 form a voltage divider to set the Vhigh level over the 2.7 V to 5.5 V VCC range for manual logic control.

Connector 36 has 2 logic input pins: EN (pin 5) and VCTL (pin 7). See Table 1 for Logic Truth Table. With the pullup network enabled (as noted above) these pins can be left open to provide a logic high through pull up resistors R3 and R4. To set a logic low for EN and VCTL connect 2-pin shunts on J6 from pin 5 (EN) to pin 6 (GND) and from pin 7 (VCTL) to pin 8 (GND).

Note that when using the on board R5 / R6 voltage divider the current draw from the VCC supply will be higher by approximately VCC / 33k $\Omega$.

## Using external control logic:

Pins 3, 4, 6, and 8 of 36 should have no external connection. External logic controls are applied to 36 pin 5 (EN) and pin 7 (VCTL). See Table 1 for Logic Truth Table.

## Turn on Procedure

Setup the supplies and Eval Board as noted in the External Supply Setup and Logic Control Setup sections above.

Connect the preset disabled VCC power supply to the red VCC loop and ground to GND1 or GND2.
Enable the VCC supply.
Set the desired logic setting using 36 pin 5 (EN) and pin 7 (VCTL) to achieve the desired Table 1 setting. Note that external control logic should not be applied without VCC being present.

## Turn off Procedure

If using external control logic for EN and VCTL then set them to a logic low.
Disable the VCC supply.

## Renesns

## Revision History Sheet

| Rev | Date | Page | Description of Change |  |
| :---: | :---: | :---: | :--- | :--- |
| 0 | $2016-$ Feb-26 |  | Initial release |  |
| 1 | $2016-$ May-03 | $1-5,13,15$ | Updates |  |

Renesns

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Disclaimer Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

