






Recommended Land Pattern FOR CMOS




Recommended Land Pattern for LVPECL, LVDS, HCSL



Pin	Function
1	Tri-state
2	NC
3	GND
4	Output
5	NC (CMOS) Output (LVPECL, LVDS, HCSL)
6	Vdd



Note: Recommend using an approximately 0.01uF bypass capacitor between PIN 6 and 3.

UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCH(MM) SURFACE FINISH: TOLERANCES: LINEAR: ANGULAR:				FINISH:	DEBUR AND BREAK SHARP EDGES	DO NOT SCALE DRAWING	REVISION -
DRAWN	NAME	SIGNATURE	DATE			 30332 Esperanza, Rancho Santa margarita, California 92688	
CHK'D	XXXXXX					TITLE: Oscillator	
APP'V'D	XXXXXX					DWG NO. ASFLMP	
MFG				MATERIAL:		SCALE:12:1	
Q.A						SHEET 1 OF 1	
				WEIGHT:		A3	