## Descri ption

The F2915 is a high reliability, low insertion loss, $50 \Omega$ SP5T absorptive RF switch designed for a multitude of RF applications including wireless communications. This device covers a broad frequency range from 50 MHz to 8000 MHz . In addition to providing low insertion loss, the F2915 also delivers excellent linearity and isolation performance while providing a $50 \Omega$ termination to the unused RF input ports. The F2915 also includes a patent pending constant impedance ( K z) feature. Kzimproves system hot switching ruggedness, minimizes LO pulling in VCOs, and reduces phase and amplitude variations in distribution networks. It is also ideal for dynamic switching/selection between two or more amplifiers while avoiding damage to upstream /downstream sensitive devices such as PAs and ADCs.

The F2915 uses a single positive supply voltage supporting three logic control pins using either 3.3 V or 1.8 V control logic. Connecting a negative voltage to pin 20 disables the internal negative voltage generator and becomes the negative supply.

## Competitive Advantage

The F2915 provides constant impedance in all RF ports during transitions improving a system's hot-switching ruggedness. The device also supports high power handling, and high isolation; particularly important for DPD receiver use.
$\checkmark$ Constant impedance $\mathrm{K}_{|2|}$ during switching transition
$\checkmark$ RFX to RFC Isolation $=50 \mathrm{~dB}^{*}$
$\checkmark$ Insertion Loss $=1.1 \mathrm{~dB}$ *
$\checkmark$ IIP3: $+60.5 \mathrm{dBm}{ }^{*}$
$\checkmark$ Extended temperature: $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$

$$
\text { * } 4 \text { GHz }
$$

## Applications

- Base Station 2G, 3G, 4G
- Portable Wireless
- Repeaters and E911 systems
- Digital Pre-Distortion
- Point to Point Infrastructure
- Public Safety Infrastructure
- Military Systems, JTRS radios
- Cable Infrastructure
- Test / ATE Equipment


## Features

- Five symmetric, absorptive RF ports
- High Isolation: $50 \mathrm{~dB} @ 4000 \mathrm{MHz}$
- Low Insertion Loss: $1.1 \mathrm{~dB} @ 4000 \mathrm{MHz}$
- High Linearity:
o IIP2 of $114 \mathrm{dBm} @ 2000 \mathrm{MHz}$
o IIP3 of $60.5 \mathrm{dBm} @ 4000 \mathrm{MHz}$
- High Operating Power Handling:
- 33 dBm CW on selected RF port
o 27 dBm on terminated ports
- Single 2.7 V to 5.5 V supply voltage
- External Negative Supply Option
- 3.3 V and 1.8 V compatible control logic
- Operating Temperature $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- $4 \mathrm{~mm} \times 4 \mathrm{~mm} 24$ pin QFN package
- Pin compatible with competitors

Functional Block Diagram


## ORDERI ng I nFORMATI ON



## Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Units |
| :---: | :---: | :---: | :---: | :---: |
| Vod to GND | VDD | -0.3 | +6.0 | V |
| V1, V2, V3 to GND | Vantl | -0.3 | $\begin{gathered} \text { Lower of } \\ \left(3.6, V_{D D}+0.3\right) \end{gathered}$ | V |
| RF1, RF2, RF3, RF4, RF5, RFC to GND | $V_{\text {RF }}$ | -0.3 | +0.3 | V |
| VSSExt to GND | VExt | -4.0 | +0.3 | V |
| Input Power for any one selected RF through port. ( $\mathrm{V}_{\mathrm{DD}}$ applied @ 2 GHz and $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ ) | Pmaxthru |  | 37 | dBm |
| Input Power for any one selected RF terminated port . (VDD applied @ 2 GHz and $\mathrm{T} \mathrm{C}=+85^{\circ} \mathrm{C}$ ) | Pmaxterm |  | 30 | dBm |
| Input Power for RFC when in the all off state. ( $V_{D D}$ applied @ 2 GHz and $\mathrm{T}_{\mathrm{C}}=+85^{\circ} \mathrm{C}$ ) | Рмaxcom |  | 33 | dBm |
| Continuous Power Dissipation ( $\mathrm{Tc}=95^{\circ} \mathrm{C}$ Max) |  |  | 3 | W |
| Maximum Junction Temperature | TJ max |  | +140 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tst | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Lead Temperature (soldering, 10s) | Tlead |  | +260 | ${ }^{\circ} \mathrm{C}$ |
| ESD Voltage- HBM (Per JESD22-A114) | VESDHBM |  | Class 1C (1500V) |  |
| ESD Voltage - CDM (Per JESD22-C101) | VESDCDM |  | Class C3 (1000V) |  |

$\mathrm{Tc}=$ Temperature of the exposed paddle

Stresses above those listed above may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Package Thermal and Moisture Characteristics

$\theta_{\mathrm{JA}}(\mathrm{J}$ unction - Ambient)
$\theta_{\mathrm{Jc}}$ (J unction - Case) [The Case is defined as the exposed paddle] Moisture Sensitivity Rating (Per J-STD-020)
$41^{\circ} \mathrm{C} / \mathrm{W}$
$6.4^{\circ} \mathrm{C} / \mathrm{W}$
MSL1

## Recommended Operating Conditions



Note 1: For normal operation, connect VSSExt $=0 \mathrm{~V}$ (pin 20) to GND to enable the internal negative voltage generator. By applying VSSext to pin 20, the negative voltage generator is disabled completely eliminating any generator spurious responses.
Note 2: Levels based on $\mathrm{Tc} \leq 85 \mathrm{C}$. See Figure 1 power de-rating curve for higher case temperatures.
Note 3: In any of the insertion loss modes or switching into any insertion loss mode, any 3 of the 4 remaining terminated port paths may be each exposed to the maximum stated power level during continuous or hot switching operation.


Figure 1 - MAXI MUM RF OPERATI NG I NPUT POWER vs. RF FREQUENCY

## SPECI FICATIONS

Typical Application Circuit, Normal mode ( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{VSS} \mathrm{Exx}=0 \mathrm{~V}$ ) or Bypass mode ( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{VSS}_{\text {ExT }}=-3.3 \mathrm{~V}$ ), $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$, Input power $=0 \mathrm{dBm}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}=50 \Omega, \mathrm{RFX}=$ one of the five input ports, PCB board trace and connector losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Logic Input High Threshold | VIH |  |  | 1.1 |  | $\begin{gathered} \hline \text { Lower of } \\ \left(3.6, V_{D D}\right) \end{gathered}$ | V |
| Logic Input Low Threshold | VIL |  |  | -0.3 |  | 0.6 | V |
| Logic Current | $\mathrm{I}_{\text {IH, }} \mathrm{I}_{\text {IL }}$ | For each control pin |  | -2 |  | +2 | $\mu \mathrm{A}$ |
| DC Current (Vdo) | IdD | Normal Mode | 3.3 V or 1.8V Logic |  | 290 | 360 | $\mu \mathrm{A}$ |
|  |  | Bypass Mode | 3.3 V or 1.8V Logic |  | 270 | 340 |  |
| DC Current (VSSExT) | Ivss | VSSEXT $=-3.3 \mathrm{~V}$ |  |  | -46 | -60 | $\mu \mathrm{A}$ |
| Insertion Loss RFX to RFC | IL | 900 MHz |  |  | 0.93 | $1.4{ }^{1}$ | dB |
|  |  |  |  |  | 1.1 | 1.5 |  |
|  |  | 2700 MHz |  |  | 1.2 | 1.6 |  |
|  |  | 2700 MHz - 4000 MHz |  |  | 1.1 | $1.65{ }^{2}$ |  |
|  |  | $4000 \mathrm{MHz}-8000 \mathrm{MHz}$ |  |  | 2.3 |  |  |
| Minimum I solation RFX to RFC | ISOC | $400 \mathrm{MHz}-900 \mathrm{MHz}$ |  | 57.5 | 62 |  |  |
|  |  | $900 \mathrm{MHz}-2100 \mathrm{MHz}$ |  | 51 | 56 |  |  |
|  |  | $2100 \mathrm{MHz}-2700 \mathrm{MHz}$ |  | 49.5 | 54 |  | dB |
|  |  | 2700 MHz - 4000 MHz |  | 45 | 50 |  |  |
|  |  | $4000 \mathrm{MHz}-8000 \mathrm{MHz}$ |  | 31 | 36.5 |  |  |
| Minimum Isolation RFX to RFX | ISOX | $400 \mathrm{MHz}-900 \mathrm{MHz}$ |  | 56.5 | 61.5 |  |  |
|  |  | $900 \mathrm{MHz}-2100 \mathrm{MHz}$ |  | 50 | 55 |  |  |
|  |  | $2100 \mathrm{MHz}-2700 \mathrm{MHz}$ |  | 48 | 53 |  | dB |
|  |  | 2700 MHz - 4000 MHz |  | 44.5 | 49.5 |  |  |
|  |  | 4000 MHz - 8000 MHz |  | 30.5 | 36.5 |  |  |
| Insertion Loss Flatness | ILflat | $400 \mathrm{MHz}-3800 \mathrm{MHz}$ Any 400 MHz range |  |  | 0.1 | 0.4 | dB |
| VSWR RFC | VSWR ${ }_{\text {rFC }}$ | RF1 through RF5 selected |  |  | 1.25:1 | 1.78:1 | - |
| VSWR RFX (On Ports) | VSWRon | RF1 through RF5 selected |  |  | 1.33:1 | 1.78:1 | - |
| VSWR RFX (Term Ports) | VSWRTERM | RF1 through RF5 unselected |  |  | 1.15:1 | 1.58:1 | - |
| Maximum RFX Port VSWR During Switching | VSWRT | From RFX Active to RFX Term |  |  | 1.7:1 |  |  |
|  |  | From RFX Term to RFX Active |  |  | 2:1 |  |  |
| Minimum Return Loss (RFC Port) | RFC RL | RF1 through RF5 selected $400 \mathrm{MHz}-4000 \mathrm{MHz}$ |  | 10 | 16 |  | dB |
| $\begin{aligned} & \text { Minimum Return Loss } \\ & \text { (RFX Port ) } \\ & \hline \end{aligned}$ | RFX ${ }_{\text {RL }}$ | 400 MHz -4000 MHz | Active | 9 | 13 |  | dB |
|  |  |  | Terminated | 11 | 15 |  |  |
| Input 1dB Compression ${ }^{3}$ | $1 \mathrm{CP}_{\text {1dB }}$ |  |  | 34 | 36.5 |  | dBm |
| Input 0.1dB Compression ${ }^{3}$ | ICP0.1dB |  |  | 28 | 35 |  | dBm |
| Input IP2 | IIP2 | $\mathrm{F}_{\mathrm{RF} 1}=2000 \mathrm{MH}$ RF Input $=$ RFX $\mathrm{F}_{\mathrm{RF} 1}+\mathrm{F}_{\mathrm{RF} 2}$ Term | , $\mathrm{F}_{\mathrm{RF} 2}=2010 \mathrm{MHz}$ <br> $P_{\text {in }}=+20 \mathrm{dBm} /$ tone |  | 114 |  | dBm |
| Input IP3 | IIP3 | $\begin{aligned} & \Delta \mathrm{F}=1 \mathrm{MHzz} \\ & \mathrm{RF} \text { Input }=\text { RFX } \\ & \mathrm{PIN}=+20 \\ & \text { dBmitone } \end{aligned}$ | $\mathrm{F}_{\mathrm{RF}}=400 \mathrm{MHz}$ | 45 | 60.5 |  | dBm |
|  |  |  | $\mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$ | 56 | 60 |  |  |
|  |  |  | $\mathrm{F}_{\mathrm{RF}}=4000 \mathrm{MHz}$ |  | 60.5 |  |  |

Note 1 - Items in min/max columns in bold italics are Guaranteed by Test.
Note 2 - Items in $\mathrm{min} / \mathrm{max}$ columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3 - The input 0.1 dB and 1dB compression points are linearity figures of merit. Refer to Absolute Maximum Ratings section for the maximum RF input power and Figure 1 for maximum operating RF input power.

Typical Application Circuit, Normal mode ( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, $\mathrm{VSS} \mathrm{ExT}=0 \mathrm{~V}$ ) or Bypass mode ( $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \mathrm{VSS}_{\mathrm{ExT}}=-3.3 \mathrm{~V}$ ), $\mathrm{T}_{\mathrm{C}}=+25^{\circ} \mathrm{C}, \mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$, Input power $=0 \mathrm{dBm}, \mathrm{Z}_{\mathrm{S}}=\mathrm{Z}_{\mathrm{L}}=50 \Omega, \mathrm{RFX}=$ one of the five input ports, PCB board trace and connector losses are de-embedded unless otherwise noted.

| Parameter | Symbol |  | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Group Delay | GD |  |  |  | 0.43 | 1 | ns |
| Switching Time ${ }^{4}$ | Tsw | Bypass Mode | 50\% CTRL to 90\% RF |  | 256 | 345 | ns |
|  |  |  | 50\% CTRL to 10\% RF |  | 256 | 345 |  |
|  |  |  | 50\% CTRL to RF settled within +/- 0.1 dB of I.L. value. |  | 285 |  |  |
| Maximum Switching Rate ${ }^{5}$ | SWrate | Pin $20=$ GND |  |  | 25 |  | kHz |
|  |  | Pin $20=$ | VSSExt applied |  | 290 |  |  |
| Maximum spurious level on any RF port ${ }^{6}$ | Spurmax | RF ports terminated into $50 \Omega$ RFX connected to RFC |  |  | -120 |  | dBm |

Note 1 - Items in min/max columns in bold italics are Guaranteed by Test.
Note 2 - Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.
Note 3 - The input 0.1 dB and 1 dB compression points are linearity figures of merit. Refer to Absolute Maximum
Ratings section for the maximum RF input power and Figure 1 for maximum operating RF input power.
Note $4-\mathrm{F}_{\mathrm{RF}}=1 \mathrm{GHz}$.
Note 5 - Minimum time required between switching of states $=1$ / (Maximum Switching Rate).
Note 6 - Spurious due to on-chip negative voltage generator. Typical generator fundamental frequency is 2.2 MHz .

Typical Application Circuit, Normal mode (VDD $=3.3 \mathrm{~V}, \mathrm{VSS}_{\text {ExT }}=0 \mathrm{~V}$ ), $\mathrm{T}_{\mathrm{c}}=+105^{\circ} \mathrm{C}$, Input power $=0 \mathrm{dBm}, \mathrm{Z}_{\mathrm{s}}=\mathrm{Z}_{\mathrm{L}}=$ $50 \Omega, \operatorname{RFX}=$ one of the five input ports, PCB board trace and connector losses are de-embedded unless otherwise noted.

| Parameter | Symbol | Conditions |  | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Insertion Loss RFX to RFC | IL | $50 \mathrm{MHz}-900 \mathrm{MHz}$ |  |  | 1.2 | 1.7 | dB |
|  |  | $900 \mathrm{MHz}-2100 \mathrm{MHz}$ |  |  | 1.3 | 1.7 |  |
|  |  | $2100 \mathrm{MHz}-2700 \mathrm{MHz}$ |  |  | 1.4 | 1.8 |  |
|  |  | $2700 \mathrm{MHz}-4000 \mathrm{MHz}$ |  |  | 1.4 | 2.0 |  |
|  |  | $4000 \mathrm{MHz}-8000 \mathrm{MHz}$ |  |  | 2.7 |  |  |
| Minimum I solation RFX to RFC | ISOC | $50 \mathrm{MHz}-900 \mathrm{MHz}$ |  | 57 | 61.5 |  |  |
|  |  | $900 \mathrm{MHz}-2100 \mathrm{MHz}$ |  | 50.5 | 55.5 |  |  |
|  |  | $2100 \mathrm{MHz}-2700 \mathrm{MHz}$ |  | 49 | 53.5 |  | dB |
|  |  | $2700 \mathrm{MHz}-4000 \mathrm{MHz}$ |  | 44.5 | 49.5 |  |  |
|  |  | $4000 \mathrm{MHz}-8000 \mathrm{MHz}$ |  | 30.5 | 36 |  |  |
| Minimum Isolation RFX to RFX | ISOX | $50 \mathrm{MHz}-900 \mathrm{MHz}$ |  | 56 | 61 |  |  |
|  |  | $900 \mathrm{MHz}-2100 \mathrm{MHz}$ |  | 49.5 | 54.5 |  |  |
|  |  | $2100 \mathrm{MHz}-2700 \mathrm{MHz}$ |  | 47.5 | 52.5 |  | dB |
|  |  | 2700 MHz - 4000 MHz |  | 44 | 49 |  |  |
|  |  | 4000 MHz - 8000 MHz |  | 30 | 36 |  |  |
| Minimum Return Loss (RFC Port ) | RFCRL | $50 \mathrm{MHz}-4000 \mathrm{MHz}$ |  | 9 | 15 |  | dB |
| Minimum Return Loss (RFX Port) | RFX ${ }_{\text {RL }}$ | $50 \mathrm{MHz}-4000 \mathrm{MHz}$ | Active | 8 | 12 |  | dB |

Note - Items in min/max columns that are not bold/italics are Guaranteed by Design Characterization.

## Table 1: Switch Control Truth Table

| Mode | V3 | V2 | V1 |
| :---: | :---: | :---: | :---: |
| All off | 0 | 0 | 0 |
| RF1 on | 0 | 0 | 1 |
| RF2 on | 0 | 1 | 0 |
| RF3 on | 0 | 1 | 1 |
| RF4 on | 1 | 0 | 0 |
| RF5 on | 1 | 0 | 1 |
| All off | 1 | 1 | 0 |
| All off | 1 | 1 | 1 |

## TYpical Operating Conditions (TOC)

Unless otherwise noted for the TOC graphs on the following pages, the following conditions apply.

- $V_{D D}=3.3 \mathrm{~V}$.
- TCASE $=+25{ }^{\circ}$ C (TCASE $=$ Temperature of exposed paddle).
- $\mathrm{F}_{\mathrm{RF}}=2000 \mathrm{MHz}$.
- RFX is the driven RF port and RFC is the output port.
- $\operatorname{Pin}=10 \mathrm{dBm}$ for all small signal tests.
- $\quad$ Pin $=+15 \mathrm{dBm} /$ tone applied to selected RFX port for two tone linearity tests.
- Two tone frequency spacing $=5 \mathrm{MHz}$.
- $\mathrm{Z}_{s}=\mathrm{Z}_{\mathrm{L}}=50$ ohms.
- All unused RF ports terminated into 50 ohms.
- For Insertion Loss and Isolation plots, RF trace and connector losses are de-embedded (see EVKIT Board and Connector loss plot).
- Plots for Isolation and Insertion Loss over temperature and voltage are for a typical path. For performance of a specific path, refer to the online S-Parameter file.


## Typical Operating Conditions (- 1 -)

## I nsertion Loss vs. Selected Switch Path



I nsertion Loss vs. Voltage


RFX $\rightarrow$ RFC I solation vs. Voltage


I nsertion Loss vs. Temperature


RFX $\rightarrow$ RFC I solation vs. Temperature


RFX $\rightarrow$ RFX I solation vs. Temperature


## Typical Operating Conditions (- 2 -)



RFX Selected Return Loss vs. Temperature


RFC Return Loss vs. Selected RFX Port


RFX Return Loss vs. Selected RFX Port


RFX Selected Return Loss vs. Voltage


RFC Return Loss with RFX Selected vs. Temperature


## Typical Operating Conditions (- 3 -)

## RFC Return Loss with RFX Selected vs. Voltage



RFX Terminated Return Loss vs. Temperature


Return Loss (During Switching) vs. Time


RFX Terminated Return Loss vs. RFX Port


RFX Terminated Return Loss vs. Voltage


VSWR (During Switching) vs. Time


## Typical Operating Conditions (-4-)



RFX II P3 vs. Selected RFX Port


EVKI T Trace and Connector Loss vs. Temperature


RFX Switching Time [RFX Active to RFX Terminated]


RFX II P3 vs. Temperature and Voltage


## Pin Di agram



## Pin Description

| Pin | Name | Function |
| :---: | :---: | :--- |
| $1,3,4,6,7,9,10,12$, <br> $13,15,21,23,24$ | GND | Ground these pins as close to the device as possible. |
| 2 | RF5 | RF5 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling <br> capacitor must be used. |
| 5 | RF4 | RF4 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling <br> capacitor must be used. |
| 8 | RF3 | RF3 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling <br> capacitor must be used. |
| 11 | RF2 | RF2 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling <br> capacitor must be used. |
| 14 | RF1 | RF1 Port. Matched to 50 ohms. If this pin is not 0V DC, then an external coupling <br> capacitor must be used. |
| 16 | VDD | Power Supply. Bypass to GND with capacitors shown in the Typical Application <br> Circuit as close as possible to pin. |
| 17 | V1 | Control pin to set switch state. See Table 1. <br> 18$\quad$ V3 | | Control pin to set switch state. See Table 1. |
| :--- |
| 20 |

## APPLICATIONS I NFORMATION

## Default Start-up

There are no internal pull-up or pull-down resistors on the Control pins.

## Logic Control

Control pins V1, V2, and V3 are used to set the state of the SP5T switch (see Table 1).

## External Vss

The F2915 is designed with an on-chip negative voltage generator. This on-chip generator is enabled by connecting pin 20 of the device to ground. To disable the on-chip generator apply a negative voltage to pin 20 (VSSEXT) of the device within the range stated in the Recommended Operating Conditions Table.

## Power Supplies

A common VDD power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than $1 \mathrm{~V} / 20 \mu \mathrm{~S}$. In addition, all control pins should remain at $0 \mathrm{~V}(+/-0.3 \mathrm{~V})$ while the supply voltage ramps or while it returns to zero.

## Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pins 17, 18, and 19 as shown below.


## EvKıt Pıctures

Top View


Bottom View


## EVkit / Applications Circuit



## EVKit BOM

| Part <br> Reference | QTY | DESCRI PTI ON | Mfr. Part \# | Mfr. |
| :---: | :---: | :--- | :---: | :---: |
| C1, C3, C5, C7, <br> C8, C9 | 6 | $100 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{C0G}$ Ceramic Capacitor (0402) | GRM1555C1H101J | Murata |
| C2 | 0 | Not Installed (0603) |  |  |
| C4 | 0 | Not Installed (0603) |  |  |
| C6 | 1 | $1000 \mathrm{pF} \pm 5 \%, 50 \mathrm{~V}, \mathrm{C0G}$ Ceramic Capacitor (0603) | GRM1885C1H102J | Murata |
| R1, R2, R3 | 3 | $0 \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2GEOR00X | Panasonic |
| R4, R5, R6 | 3 | $100 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1003X | Panasonic |
| R7 | 1 | $15 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF1502X | Panasonic |
| R8 | 1 | $22 \mathrm{k} \Omega \pm 1 \%, 1 / 10 \mathrm{~W}$, Resistor (0402) | ERJ-2RKF2202X | Panasonic |
| J1-J8 | 8 | Edge Launch SMA (0.375 inch pitch ground tabs) | 142-0701-851 | Emerson Johnson |
| J9 | 1 | CONN HEADER VERT DBL 10 X 2 POS GOLD | $67997-120 H L F$ | FCl |
| U1 | 1 | SP5T Switch 4 mm x 4 mm QFN24-EP | F2915NBGK | Renesas (IDT) |
|  | 1 | Printed Circuit Board | F29XX EVKIT Rev 02.0 | Renesas (IDT) |

## TOP MARKI NGS



## Package Outline Drawings

The package outline drawings are located at the end of this document and are accessible from the Renesas website (see package links in Ordering Information). The package information is the most current data available and is subject to change without revision of this document.

## EVkit Operation

## External Supply Setup

Set up a VDD power supply in the voltage range of 2.7 V to 5.5 V and disable the power supply output.
If using the on-chip negative voltage generator install a 2 -pin shunt to short pins 3 and 4 of f 9 .
If an external negative voltage supply is to be used set its voltage within the range of -3.6 V to -3.2 V and disable it. Also, be sure there are no jumper connections on pins 3 and 4 of J 9.

## Logic Control Setup

## Using the EVKIT to manually set the control logic:

On connector f 9 connect a 2-pin shunt from pin 7 (VDD) to pin 8 (VDD_CTRL). This connection provides the VDD voltage supply to the Eval Board logic control pull up network.

On connector J 9 connect a 2-pin shunt from pin 9 (LVSEL2) to pin 10 (LVSEL). This connection enables R7 ( $15 \mathrm{k} \Omega$ ) and R 8 ( $22 \mathrm{k} \Omega$ ) to form a voltage divider to set the proper logic control levels to support the full voltage range of VDD. Note that when using the on-board R7 / R8 voltage divider the current draw from the VDD supply will be higher by approximately VDD / $37 \mathrm{k} \Omega$.

Connector J 9 has 3 logic input pins: V1 (pin 20), V2 (pin 18), and V3 (pin 16). See Table 1 for Logic Truth Table. With the pullup network enabled (as noted above), when these pins are left open a logic high will be provided through pull up resistors R4, R5, and R6. To set a logic low to V1, V2, and V3 connect 2-pin shunts from pin 16 to pin 15 , pin 18 to pin 17 and pin 20 to pin 19 respectively.

## Using external control logic:

Pins 6, 7, 8, 9, and 10 of J 9 should have no connection. External logic controls can be applied to J 9 pins 16 (V3), 18 (V2) and 20 (V1). See Table 1 for Logic Truth Table.

## Turn-on Procedure

Setup the supplies and Eval Board as noted in the External Supply Setup and Logic Control Setup sections above.

Connect the preset disabled VDD power supply to pin 2 (VDD) and pin 1 (GND) of J 9.
If the external negative voltage source is to be used, connect the disabled supply to pin 4 (VSSEXT) and pin 3 (GND) of J 9. If using on-chip negative supply be sure the 2-pin shunt is installed connecting pin 3 to pin 4.

Enable the VDD supply then enable the VSSEXT supply (if used).
Set the desired logic setting using V1, V2, and V3 to achieve the desired Table 1 setting. Note that external control logic should not be applied without VDD being applied first.

## Turn-off Procedure

If using external control logic V1, V2, V3 must be set to a logic low.
Disable any external VSSEXT supply.
Disable the VDD supply.

## Revision History

| Date | Description of Change |
| :---: | :--- |
| October 26,2021 | - Added RF performance data at $105^{\circ} \mathrm{C}$ <br> - Completed other minor changes |
| June 22,2020 | Rebranded the document and completed minor changes throughout; no technical <br> updates were made |
| May 5,2016 | Added new Guaranteed by Design parameters to specification table. |
| February 22,2016 | Added min/max limits. Increased frequency range. Updated ESD values. |
| December 11,2015 | Initial Release |




SIDE VIEW


RECOMMENDED LAND PATTERN
(PCB Top View, NSMD Design)

NOTES:

1. JEDEC compatibles.
2. All dimensions are in mm and angles are in degrees.
3. Use $\pm 0.05 \mathrm{~mm}$ for the non-toleranced dimensions.
4. Numbers in () are for references only.

## IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.
(Disclaimer Rev.1.0 Mar 2020)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

## Trademarks

