RENESAS LVDS Dual-Frequency Programmable VCXO IDT8N4DV85

DATASHEET

General Description

The IDT8N4DV85 is a LVDS Dual-Frequency Programmable VCXO with very flexible frequency and pull-range programming capabilities. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance. The device accepts 2.5V or 3.3V supply and is packaged in a small, lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package.


The device can be factory-programmed to any two frequencies in the range of 15.476MHz to 866.67MHz and from 975MHz to 1300 MHz to the very high degree of frequency precision of 218Hz or better. The output frequency is selected by the FSEL pin. The extended temperature range supports wireless infrastructure,

telecommunication and networking end equipment requirements.


Features

- Fourth generation FemtoClock® NG technology
- Programmable clock output frequency from 15.476MHz to 866.67MHz and from 975MHz to 1300MHz
- Two factory-programmed output frequencies
- · Frequency programming resolution is 218Hz and better
- Absolute pull range (APR) programmable from ±4.5 to ±754.5ppm
- One 2.5V or 3.3V LVDS clock output
- Output enable control input, LVCMOS/LVTTL compatible
- RMS phase jitter @ 156.25MHz (12kHz 20MHz): 0.47ps (typical)
- 2.5V or 3.3V supply voltage
- -40°C to 85°C ambient operating temperature
- Lead-free (RoHS 6) 6-lead ceramic 5mm x 7mm x 1.55mm package

Block Diagram



Pin Assignment



IDT8N4DV85 6-lead ceramic 5mm x 7mm x 1.55mm package body CD Package Top View

Pin Description and Characteristic Tables Table 1. Pin Descriptions

| Number | Name | Ту | ре | Description |
|--------|-----------------|--------|--------------------|---|
| 1 | VC | Input | | VCXO Control Voltage input. |
| 2 | FSEL | Input | Pulldown NOTE 1 | Frequency select pin. See Table 3A for function. LVCMOS/LVTTL interface levels. |
| 3 | GND | Power | | Negative power supply. |
| 4, 5 | Q, nQ | Output | | Differential clock output. LVDS interface levels. |
| 6 | V _{CC} | Power | | Positive power supply. |

NOTE 1. Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values

Table 2. Pin Characteristics

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------------|----------------|----------|-----------------|---------|---------|---------|-------|
| Con | Input | FSEL | | | 5.5 | | pF |
| C _{IN} | Capacitance VC | VC | | | 10 | | pF |
| R _{PULLDOWN} | Input Pulldown | Resistor | | | 50 | | kΩ |

Function Tables

Table 3A. Output Frequency Range^{NOTE 1}

15.476MHz to 866.67MHz 975MHz to 1300MHz

NOTE 1.Supported output frequency range. The output frequency can be programmed to any frequency in this range and to a precision of 218Hz or better.

Principles of Operation

The block diagram consists of the internal 3^{RD} overtone crystal and oscillator which provide the reference clock f_{XTAL} of 114.285MHz. The PLL includes the FemtoClock NG VCO along with the Pre-divider (*P*), the feedback divider (*M*) and the post divider (*N*). The *P*, *M*, and *N* dividers determine the output frequency based on the f_{XTAL} reference. The feedback divider is fractional supporting a huge number of output frequencies. Internal registers are used to hold up to two different factory pre-set configuration settings. The configuration is selected via the FSEL pin. Changing the FSEL control results in an immediate change of the output frequency to the selected register values. The *P*, *M*, and *N* frequency configurations support an output frequency range 15.476MHz to 866.67MHz and 975MHz to 1,300MHz.

The devices use the fractional feedback divider with a delta-sigma modulator for noise shaping and robust frequency synthesis capability. The relatively high reference frequency minimizes phase noise generated by frequency multiplication and allows more efficient shaping of noise by the delta-sigma modulator. The output frequency is determined by the 2-bit pre-divider (*P*), the feedback divider (*M*) and the 7-bit post divider (*N*). The feedback divider (*M*) consists of both a 7-bit integer portion (*MINT*) and an 18-bit fractional portion (*MFRAC*) and provides the means for high-resolution frequency generation. The output frequency f_{OUT} is calculated by:

$$f_{OUT} = f_{XTAL} \cdot \frac{1}{P \cdot N} \cdot \left[MINT + \frac{MFRAC + 0.5}{2^{18}} \right]$$
(1)

Table 3B. Frequency Selection

| Input | |
|-------------|-------------|
| FSEL | Selects |
| 0 (default) | Frequency 0 |
| 1 | Frequency 1 |

Frequency Configuration

An order code is assigned to each frequency configuration and the VCXO pull-range programmed by the factory (default frequencies). For more information on the available default frequencies and order codes, please see the Ordering Information Section in this document. For available order codes, see the *FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information* document.

For more information on programming capabilities of the device for custom frequency and pull-range configurations, see the *FemtoClock NG Ceramic 5x7 Module Programming Guide*.

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for

extended periods may affect product reliability.

| Item | Rating |
|--|---------------------------------|
| Supply Voltage, V _{CC} | 3.63V |
| Inputs, V _I | -0.5V to V _{CC} + 0.5V |
| Outputs, I _O (LVDS) | |
| Continuous Current | 10mA |
| Surge Current | 15mA |
| Package Thermal Impedance, θ_{JA} | 49.4°C/W (0 mps) |
| Storage Temperature, T _{STG} | -65°C to 150°C |

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, V_{CC} = $3.3V \pm 5\%, \, T_{A}$ = -40°C to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{DD} | Power Supply Current | | | 140 | 175 | mA |

Table 4B. Power Supply DC Characteristics, V_{CC} = 2.5V \pm 5%, T_{A} = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------|-----------------|---------|---------|---------|-------|
| V _{CC} | Power Supply Voltage | | 3.135 | 3.3 | 3.465 | V |
| I _{DD} | Power Supply Current | | | 136 | 170 | mA |

Table 4C. LVCMOS/LVTTL DC Characteristic, V_{CC} = $3.3V \pm 5\%$ or V_{CC} = $2.5V \pm 5\%$, T_A = -40° C to 85° C

| Symbol | Parameter | | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|------------------------------------|------|--|---------|---------|-----------------------|-------|
| V | V _{IH} Input High Voltage | | V _{CC} = 3.3V | 2 | | V _{CC} + 0.3 | V |
| VIH | | | V _{CC} = 2.5V | 1.7 | | V _{CC} + 0.3 | V |
| | | | $V_{CC} = V_{IN} = 3.465V$ | -0.3 | | 0.8 | V |
| VIL | Input Low Voltage | | $V_{CC} = V_{IN} = 2.5V$ | -0.3 | | 0.7 | V |
| I _{IH} | Input High Current | FSEL | $V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$ | | | 150 | μA |
| IIL | Input Low Current | FSEL | $V_{CC} = 3.465 V \text{ or } 2.625 V, V_{IN} = 0 V$ | -5 | | | μA |

RENESAS

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------------------|-----------------|---------|---------|---------|-------|
| V _{OD} | Differential Output Voltage | | 247 | 330 | 454 | mV |
| ΔV_{OD} | V _{OD} Magnitude Change | | | | 50 | mV |
| V _{OS} | Offset Voltage | | 1.14 | 1.23 | 1.31 | V |
| ΔV_{OS} | V _{OS} Magnitude Change | | | | 50 | mV |

Table 4D. LVDS DC Characteristics, V_{CC} = 3.3V \pm 5%, T_A = -40°C to 85°C

Table 4E. LVDS DC Characteristics, V_{CC} = 2.5V \pm 5%, T_{A} = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|----------------------------------|-----------------|---------|---------|---------|-------|
| V _{OD} | Differential Output Voltage | | 247 | 320 | 454 | mV |
| ΔV_{OD} | V _{OD} Magnitude Change | | | | 50 | mV |
| V _{OS} | Offset Voltage | | 1.13 | 1.22 | 1.30 | V |
| ΔV_{OS} | V _{OS} Magnitude Change | | | | 50 | mV |

AC Electrical Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|---------------------------------|--|--|---------|---------|---------|--------|
| £ | | | 15.476 | | 866.67 | MHz |
| fout | Output Frequency Q | | 975 | | 1300 | MHz |
| f _l | Initial Accuracy | Measured @ 25°C, $V_C = V_{CC}/2$ | | | ±10 | ppm |
| | | Option code = A or B | | | ±100 | ppm |
| f _S | Temperature Stability | Option code = E or F | | | ±50 | ppm |
| | | Option code = K or L | | | ±20 | ppm |
| 4 | Aging | Frequency drift over 10 year life | | | ±3 | ppm |
| f _A | Aging | Frequency drift over 15 year life | | | ±5 | ppm |
| | | Option code A, B (10 year life) | | | ±113 | ppm |
| f _T | Total Stability | Option code E, F (10 year life) | | | ±63 | ppm |
| | | Option code K, L (10 year life) | | | ±33 | ppm |
| <i>t</i> jit(cc) | Cycle-to-Cycle JitterNOTE 1 | | | 6 | 14 | ps |
| <i>t</i> jit(per) | RMS Period Jitter ^{NOTE1} | | | 4 | 6 | ps |
| <i>t</i> jit(Ø) | RMS Phase Jitter (Random) ^{NOTE 2,3} | 156.25MHz, Integration Range: 12kHz - 20MHz | | 0.47 | 0.71 | ps |
| | RMS Phase Jitter (Random) ^{NOTE 2,3} f _{XTAL} = 114.285MHz | $\begin{array}{l} 15.576 \text{MHz} \leq f_{out} \leq 100 \text{MHz},\\ \text{Integration Range:}\\ 12 \text{kHz} - 20 \text{MHz} \end{array}$ | | 0.76 | 1.4 | ps |
| tjit(Ø) | | 100MHz < f _{out} ≤ 500MHz, Integration Range: 12kHz - 20MHz | | 0.48 | 0.63 | ps |
| | | 500MHz < f _{out} ≤ 1300MHz, Integration Range: 12kHz - 20MHz | | 0.46 | 0.67 | ps |
| Φ _N (100) | Single-side band phase noise, 100Hz from Carrier | 156.25MHz | | -58 | | dBc/Hz |
| $\Phi_{\sf N}(1{\sf k})$ | Single-side band phase noise, 1kHz from Carrier | 156.25MHz | | -86 | | dBc/Hz |
| Φ _N (10k) | Single-side band phase noise, 10kHz from Carrier | 156.25MHz | | -111 | | dBc/Hz |
| $\Phi_{\sf N}(100{\sf k})$ | Single-side band phase noise, 100kHz from Carrier | 156.25MHz | | -117 | | dBc/Hz |
| Φ _N (1M) | Single-side band phase noise, 1MHz from Carrier | 156.25MHz | | -126 | | dBc/Hz |
| Φ _N (10M) | Single-side band phase noise, 10MHz from Carrier | 156.25MHz | | -136 | | dBc/Hz |
| PSNR | Power Supply Noise Ratio | 50mV Sinusoidal Noise 1kHz - 50MHz | | -58.7 | | dBc/Hz |
| t _R / t _F | Output Rise/Fall Time | 20% to 80% | 80 | | 500 | ps |

Table 5A. AC Characteristics, V_{CC} = 3.3V \pm 5% or V_{CC} = 2.5V \pm 5%, T_A = -40°C to 85°C

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|------------------|---|-----------------|---------|---------|---------|-------|
| odc | Output Duty Cycle | | 45 | | 55 | % |
| t _{osc} | Device startup time after power-up | | | | 15 | ms |
| t _{SET} | Output frequency settling time after FSEL0 and FSEL1 values are changed | | | | 1 | ms |

Table 5A. AC Characteristics, V_{CC} = 3.3V ± 5% or V_{CC} = 2.5V ± 5%, T_A = -40°C to 85°C

NOTE 1. This parameter is defined in accordance with JEDEC standard 65.

NOTE 2. Refer to the phase noise plot.

NOTE 3. Refer to the FemtoClock NG Ceramic 5 x 7 Modules Programming Guide for additional information on PLL feedback modes and the optimum configuration for phase noise.

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized with $V_C = V_{CC}/2$.

NOTE: XTAL parameters (initial accuracy, temperature stability, aging and total stability) are guaranteed by manufacturing.

Table 5B. VCXO Control Voltage Input (V_C) Characteristics, $V_{CC} = 3.3V \pm 5\%$ or $V_{CC} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to $85^{\circ}C$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
|-------------------|---|-----------------|---------|--------------------|-----------------|-------|
| κ _v | Oscillator Gain; NOTE 1, 2, 3 | $V_{CC} = 3.3V$ | 7.57 | | 477.27 | ppm/V |
| | Oscillator Gain NOTE 1, 2, 3 | $V_{CC} = 2.5V$ | 10 | | 630 | ppm/V |
| L _{VC} | Control Voltage Linearity | BSL Variation | -1 | ±0.1 | +1 | % |
| BW | Modulation Bandwidth | | | 100 | | kHz |
| Z _{VC} | VC Input Impedance | | | 500 | | kΩ |
| VC _{NOM} | Nominal Control Voltage | | | V _{CC} /2 | | V |
| V _C | Control Voltage Tuning Range; NOTE 4 | | 0 | | V _{CC} | V |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1. $V_C = 0V$ to V_{CC} . Oscillator gain is programmed by IDT. Gain = (25 * N) ÷ V_{CC} and is in the range of n = 1 to n = 63.


NOTE 2. Nominal oscillator gain: Refer to the programming guide for optimal pull range and control voltage tuning

NOTE 3. For best phase noise performance, use the lowest K_V that meets the requirements of the application.

NOTE 4. BSL = Best Straight Line Fit: Variation of the output frequency vs. control voltage V_C in percent. V_C ranges from 10% to 90% V_{CC} .

RENESAS


RMS Phase Jitter




SSB Phase Noise (dBc/Hz)

IDT8N4DV85CCD REVISION B NOVEMBER 20, 2013


Parameter Measurement Information




3.3V LVDS Output Load AC Test Circuit




RMS Phase Jitter




RMS Period Jitter



2.5V LVDS Output Load AC Test Circuit




Cycle-to-Cycle Jitter




Output Duty Cycle/Pulse Width/Period

RENESAS


Parameter Measurement Information, continued





Differential Output Voltage Setup

Output Rise/Fall Time



Offset Voltage Setup

Applications Information

Recommendations for Unused Input Pins

Inputs:


LVCMOS Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A $1k\Omega$ resistor can be used.

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 1A* can be used with either type of output structure. *Figure 1B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.





Power Considerations

This section provides information on power dissipation and junction temperature for the IDT8N4DV85. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the IDT8N4DV85 is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5\% = 3.465V$, which gives worst case results.

Power (core)_{MAX} = V_{CC MAX} * I_{CC MAX} = 3.465V * 175mA = 606.375mW

.

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 49.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 0.606W * 49.4^{\circ}C/W = 114.9^{\circ}C$. This is below the limit of $125^{\circ}C$.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance θ_{JA} for $\,$ a 6-Lead Ceramic 5mm x 7mm Package, Forced Convection

| $	heta_{JA}$ vs. Air Flow | | | | | |
|---|----------|----------|----------|--|--|
| Meters per Second | 0 | 1 | 2 | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 49.4°C/W | 44.2°C/W | 42.1°C/W | | |



Reliability Information


Table 7. θ_{JA} vs. Air Flow Table for a 6-Lead Ceramic 5mm x 7mm Package

| θ_{JA} vs. Air Flow | | | | | |
|---|----------|----------|----------|--|--|
| Meters per Second | 0 | 1 | 2 | | |
| Multi-Layer PCB, JEDEC Standard Test Boards | 49.4°C/W | 44.2°C/W | 42.1°C/W | | |

Transistor Count

The transistor count for IDT8N4DV85 is: 47,414

Package Outline and Package Dimensions




Ordering Information for FemtoClock NG Ceramic-Package XO and VCXO Products

The programmable VCXO and XO devices support a variety of devices options such as the output type, number of default frequencies, internal crystal frequency, power supply voltage, ambient temperature range and the frequency accuracy. The device options, default frequencies and default VCXO pull range must be specified at the time of order and are programmed by IDT before the shipment. The table below specifies the available order codes, including the device options and default frequency configurations. Example part number: the order code 8N3QV01FG-0001CDI specifies a programmable, quad default-frequency VCXO with a voltage supply of 2.5V, a LVPECL output, a \pm 50 ppm crystal frequency accuracy,

contains a 114.285MHz internal crystal as frequency source, industrial temperature range, a lead-free (6/6 RoHS) 6-lead ceramic 5mm x 7mm x 1.55mm package and is factory-programmed to the default frequencies of 100MHz, 122.88MHz, 125MHz and 156.25MHz and to the VCXO pull range of min. ±100 ppm.

Other default frequencies and order codes are available from IDT on request. For more information on available default frequencies, see the *FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information* document.



NOTE: For order information, also see the FemtoClock NG Ceramic-Package XO and VCXO Ordering Product Information document.

Device Marking

Table 8. Device Marking

| Marking | Industrial Temperature Range ($T_A = -40^{\circ}C$ to 85°C) Commercial Temperature Range ($T_A = 0^{\circ}C$ | |
|---------|--|---------------------------------|
| | IDT8N4 D V85 y C- | IDT8N4 D V85 y C- |
| | ddddCDI | ddddCD |
| | x = Number of Default Frequencies, y = Option Code, dddd = Default-Frequency and VCXO Pull Range. | |

Revision History Sheet

| Rev | Table | Page | Description of Change | Date |
|-----|-------|------|---|------------|
| | | 4 | Absolute Maximum Rating - corrected Package Thermal Impedance. | |
| А | Т6 | 12 | Power Considerations - corrected Thermal Resistance table, updated Junction Temperature calculation. | 4/27/12 |
| | T7 | 13 | Corrected Air Flow table. | |
| | T4D | 4 | 3.3V LVDS DC Characteristics Table - updated specs. | |
| В | T4E | 5 | 2.5V LVDS DC Characteristics Table - updated specs. Per PCN #N1206-02. | 8/22/12 |
| В | 5A | 6 | $\begin{array}{l} \mbox{RMS Phase Jitter, Test Conditions, fixed test conditions:} \\ 15.576\mbox{MHz} - 100\mbox{MHz, to } 15.576\mbox{MHz} \leq f_{out} \leq 100\mbox{MHz,} \\ 100\mbox{MHz} - 500\mbox{MHz, to } 100\mbox{MHz} < f_{out} \leq 500\mbox{MHz,} \\ 500\mbox{MHz} - 1300\mbox{MHz, to } 500\mbox{MHz} < f_{out} \leq 1300\mbox{MHz} \end{array}$ | 11/20/2013 |



IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>