## Multi Output Clock Generator with Integrated 2.0GHz VCO AK8186B

## FEATURES

- Low phase noise PLL : RMS Jitter < 300fs
- On-chip VCO tunes from 1.75 GHz to 2.25 GHz
- External VCO/VCXO to 500 MHz optional
- 1 differential or 2 single-ended Inputs
- Reference Switchover/Holdover modes
- Lock Detect
- 3 pairs of 1 GHz LVPECL outputs
- 2 pairs of 800 MHz LVDS outputs
- 8250 MHz CMOS outputs (two per LVDS)
- Serial control register interface
- $3.3 \mathrm{~V}+/-5 \%$ Operating Voltage
- 2.5V-3.3V LVPECL Drive Voltage
- Operating Temperature: -40 to $+85^{\circ} \mathrm{C}$
- Package: 64-pin Leadless QFN (Pb free)
- Pin compatible with AD9516-3


## DESCRIPTION

The AK8186B is a multi-output clock generator with sub-ps jitter performance. The on-chip VCO tunes from 1.75 GHz to 2.25 GHz .

The distribution section has three pairs of LVPECL buffers ( 6 outputs) and two pairs of LVDS buffers (4 outputs)/eight CMOS buffers (two per LVDS outputs). The LVPECL outputs operate up to 1 GHz , the LVDS outputs operate up to 800 MHz and the CMOS outputs operate up to 250 MHz .

Each pair of the outputs has a divider. The LVPECL outputs have the division range of 1 to 32 . The LVDS and CMOS outputs have the 1 to 1024.

The AK8186B operates at 3.3 V and the LVPECL outputs are supplied independently from 2.375 V to 3.6 V . The operating temperature range is from -40 to $+85^{\circ} \mathrm{C}$. The part is available in a 9 mm 9 mm 64-pin Leadless-QFN (Pb free) package.

## ORDERING INFORMATION

| Part Number | Marking | Shipping <br> Packaging | Package | Temperature <br> Range |
| :---: | :---: | :---: | :---: | :---: |
| AK8186B | AK8186B | Tape and Reel | $64-$ pin <br> Leadless QFN | -40 to $85{ }^{\circ} \mathrm{C}$ |

## BLOCK DIAGRAM



Figure 1. AK8186B Block Diagram
TABLE OF CONTENTS
FEATURES ..... 1 -
DESCRIPTION ..... - 1 -
ORDERING INFORMATION. ..... 1 -
BLOCK DIAGRAM ..... $2-$
PIN DESCRIPTION ..... 4 -
PIN CONFIGURATION ..... -4-
PIN FUNCTION ..... $5-$
ABSOLUTE MAXIMUM RATING ..... 7 -
RECOMMENDED OPERATING CONDITIONS. ..... 7 -
ELECTRICAL CHARACTERISTICS ..... - 7 -
Power Dissipation ..... -7-
PLL Characteristics ..... - 8 -
Clock Input Characteristics ..... -9-
Clock Output Characteristics ..... 10-
Timing Characteristics ..... 11-
Clock Output Additive Phase Noise (Distribution Only; VCODivider Not Used).12-
Clock Output Phase Noise (Internal VCO Used) ..... 13-
Clock Output Absolute Time Jitter (Clock Generation UsingInternal VCO)14-
Clock Output Absolute Time Jitter (Clock Generation Using External VCXO) ..... 14-
Clock Output Additive Time Jitter (VCO Divider Not Used) .
15 -
Clock Output Additive Time Jitter (VCO Divider Used) ..... 15-
Serial Control Port ..... 16-
PD, SYNC and RESET ..... 17-
LD, STATUS AND REFMON ..... 17-
TIMING DIAGRAMS ..... 18 -
THEORY OF OPERATION ..... 19 -
OPERATIONAL CONFIGURATIONS ..... 19-
Internal VCO and Clock Distribution ..... 19 -
External VCO and Clock Distribution. ..... 20-
PLL. ..... 21-
REFERENCE INPUT ..... - 21 -
REFERENCE SWITCHOVER. ..... 22-
R DIVIDER (REFERENCE DIVIDER) ..... 22-
PHASE FREQUENCY DETECTOR (PFD) ..... 23-
CHARGE PUMP (CP) ..... 23 -
On-Chip VCO ..... 23-
External VCO/VCXO ..... 24-
PLL EXTERNAL LOOP FILTER ..... 24-
Figure 12 Example of External Loop Filter for theInternal VCO Figure 13 Example of External
Loop Filter for an External VCO. ..... 24 -
FEEDBACK DIVIDER (N DIVIDER) ..... 24 -
LOCK DETECT ..... 26-
HOLDOVER ..... 28 -
Frequency Status Monitors ..... 30 -
CLOCK DISTRIBUTION ..... 31 -
VCO DIVIDER ..... 31 -
Channel Dividers for LVPECL OUTPUTS ..... 31 -
Channel Dividers for LVDS/CMOS OUTPUTS . ..... 31 -
Synchronizing the Outputs: SYNC FUNCTION ..... 32 -
Phase Offset. ..... 32 -
LVPECL OUTPUTS : OUTO to OUT5 ..... 34 -
LVDS/CMOS OUTPUTS : OUT6 to OUT9 ..... 34-
RESET. ..... 35-
Power-on reset (POR) ..... 35 -
Asynchronous reset by RESET pin ..... 35 -
Soft reset by 0x00[5] ..... 35 -
POWER DOWN MODES ..... 36 -
Chip Power Down by PDn pin. ..... 36-
PLL Power Down ..... 36-
REF1, REF2 Power Down ..... 36 -
VCO and CLK Input Power Down ..... 36 -
Distribution Power Down. ..... 36 -
Individual Clock Output Power Down (OUTO to OUT9)-37-
SERIAL CONTROL PORT ..... 38 -
SERIAL CONTROL PORT PIN DESCRIPTIONS ..... 38 -
GENERAL DESCRIPTION OF SERIAL CONTROL PORT- 38
Communication Cycle ..... 38 -
The Instruction Word (16 bits) ..... 39-
WRITE ..... 39-
READ. ..... 40 -
BUS STALLING IN READ/WRITE ACCESS ..... 40 -
MSB/LSB FIRST TRANSFERS. ..... 41 -
REGISTER MAP ..... 43-
REGISTER MAP FUNCTION DESCRIPTIONS ..... 46 -
Serial Port Configuration ..... 46 -
PLL Configuration. ..... 47-
LVPECL Outputs ..... 56 -
LVDS/CMOS Outputs. ..... 58-
LVPECL Channel Dividers. ..... 60-
LVDS/CMOS Channel Dividers ..... 62 -
VCO Divider and CLK Input. ..... 64 -
System . ..... 65 -
Update All Registers ..... 65 -
PACKAGE INFORMATION ..... 66 -
Mechanical data ..... 66-
Marking ..... 66-

PIN DESCRIPTION

## PIN CONFIGURATION



Figure 2. Pin Configuration

AK8186B

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | VDD | PWR | 3.3V Power Supply. |
| 2 | REFMON | OUT | Reference Monitor. |
| 3 | LD | OUT | Lock Detect. |
| 4 | VCP | --- | 3.3V Power Supply for Charge Pump (CP) |
| 5 | CP | OUT | Charge Pump Output. Connect to external loop filter. |
| 6 | STATUS | OUT | Status Indication. |
| 7 | REF_SEL | IN | Reference Select. L: REF1 H: REF2. Pulled down with $30 \mathrm{k} \Omega$ internal resistor. |
| 8, | $\overline{\text { SYNC }}$ | IN | Manual Synchronization and Manual Holdover. Active Low. Pulled up with $30 \mathrm{k} \Omega$ internal resistor. |
| 9 | LF | IN | Loop Filter Input. |
| 10 | BYPASS | --- | This pin is for bypassing the LDO to ground. |
| 11 | VDD | PWR | 3.3V Power supply. |
| 12 | VDD | PWR | 3.3V Power supply. |
| 13 | CLK | --- | Differential Input for the external VCO/VCXO |
| 14 | $\overline{\text { CLK }}$ | --- | Differential Input for the external VCO/VCXO |
| 15 | NC | -- | No Connect. Leave open or connected to GND. |
| 16 | SCLK | IN | Serial clock for the Serial control port. Pulled down with $30 \mathrm{k} \Omega$ internal resistor. |
| 17 | $\overline{\mathrm{CS}}$ | IN | Chip Select for the Serial control port. <br> Active low. Pulled up to VDD with $30 \mathrm{k} \Omega$ internal resistor. |
| 18 | NC | --- | No Connect. Leave open or connected to GND. |
| 19 | NC | --- | No Connect. Leave open or connected to GND. |
| 20 | NC | -- | No Connect. Leave open or connected to GND. |
| 21 | SDO | OUT | Unidirectional Serial Data Out for Serial Control Port. |
| 22 | SDIO | IN/OUT | Bidirectional Serial Data In/Out for Serial Control Port. |
| 23 | RESET | IN | Reset. <br> Active low. Pulled up with $30 \mathrm{k} \Omega$ internal resistor. |
| 24 | $\overline{P D}$ | IN | Power Down. <br> Active low. Pulled up with $30 \mathrm{k} \Omega$ internal resistor. |
| 25 | OUT4 | OUT | LVPECL Output 4 |
| 26 | $\overline{\text { OUT4 }}$ | OUT | LVPECL Output 4 |
| 27 | VDD_LVPECL | PWR | 2.5V to 3.3V Power Supply for LVPECL Output (OUT4/研4, OUT5/OUT5). |
| 28 | OUT5 | OUT | LVPECL Output 5 |
| 29 | $\overline{\text { OUT5 }}$ | OUT | LVPECL Output 5 |
| 30 | VDD | PWR | 3.3V Power supply |
| 31 | VDD | PWR | 3.3V Power supply. |
| 32 | VDD | PWR | 3.3V Power supply for OUT8/ $\overline{\text { OUT8 }}$ and OUT9/ $\overline{\text { OUT9 }}$. |

(Continued on next page)

| $\begin{aligned} & \hline \text { Pin } \\ & \text { No. } \end{aligned}$ | Pin Name | $\begin{gathered} \text { Pin } \\ \text { Type } \end{gathered}$ | Description |
| :---: | :---: | :---: | :---: |
| 33 | OUT8/OUT8A | OUT | LVDS/CMOS Output 8 |
| 34 | OUT8/OUT8B | OUT | LVDS/CMOS Output 8 |
| 35 | OUT9/OUT9A | OUT | LVDS/CMOS Output 9 |
| 36 | OUT9/OUT9B | OUT | LVDS/CMOS Output 9 |
| 37 | GND | PWR | Ground. Includes External Pad (EPAD). |
| 38 | VDD | PWR | 3.3V Power supply. |
| 39 | OUT3 | OUT | LVPECL Output 3 |
| 40 | OUT3 | OUT | LVPECL Output 3 |
| 41 | VDD_LVPECL | PWR | 2.5V to 3.3V Power Supply for LVPECL Output (OUT2/() OUT3/OUT3). |
| 42 | $\overline{\text { OUT2 }}$ | OUT | LVPECL Output 2 |
| 43 | OUT2 | OUT | LVPECL Output 2 |
| 44 | GND | PWR | Ground. Includes External Pad (EPAD). |
| 45 | OUT7/OUT7B | OUT | LVDS/CMOS Output 7 |
| 46 | OUT7/OUT7A | OUT | LVDS/CMOS Output 7 |
| 47 | OUT6/OUT6B | OUT | LVDS/CMOS Output 6 |
| 48 | OUT6 /OUT6A | OUT | LVDS/CMOS Output 6 |
| 49 | VDD | PWR | 3.3V Power supply for OUT6/ $\overline{\text { OUT6 }}$ and OUT7/ $\overline{\text { OUT7 }}$. |
| 50 | VDD | PWR | 3.3V Power supply. |
| 51 | VDD | PWR | 3.3V Power supply. |
| 52 | $\overline{\text { OUT1 }}$ | OUT | LVPECL Output 1 |
| 53 | OUT1 | OUT | LVPECL Output 1 |
| 54 | VDD_LVPECL | PWR | 2.5V to 3.3V Power Supply for LVPECL Output (OUTO/OUTO, OUT1/OUT1). |
| 55 | OUTO | OUT | LVPECL Output 0 |
| 56 | OUTO | OUT | LVPECL Output 0 |
| 57 | VDD | PWR | 3.3V Power supply. |
| 58 | RSET | --- | Internal bias current control. Nominal value $=4.12 \mathrm{k} \Omega$ |
| 59 | GND | PWR | Ground. |
| 60 | VDD | PWR | 3.3V Power supply. |
| 61 | VDD | PWR | 3.3V Power supply. |
| 62 | CPRSET | --- | Charge pump current control. Nominal value $=5.1 \mathrm{k} \Omega$ |
| 63 | $\begin{aligned} & \hline \overline{\text { REFIN }} \\ & \text { /REF2 } \end{aligned}$ | IN | Differential input for the PLL reference. <br> Alternatively single-ended input for REF2. |
| 64 | REFIN /REF1 | IN | Differential input for the PLL reference. <br> Alternatively single-ended input for REF1. |
| EPAD | GND | PWR | Ground. <br> The EPAD is connected with other GND pins. |

AK8186B

## ABSOLUTE MAXIMUM RATING

Table 1
Over operating free-air temperature range unless otherwise noted ${ }^{(1)}$

| Items | Symbol | Min | Max | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply voltage(VDD,VDD_LVPECL,VCP) | VDD | -0.3 | 4.3 | V |
| Input voltage | VIN | GND-0.3 | VDD+0.3 | V |
| Input Current | IIN | -10 | 10 | mA |
| Storage temperature | Tstg | -55 | 125 | ${ }^{\circ} \mathrm{C}$ |

(1) Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.


## ESD Sensitive Device

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKM recommends that this device is handled with appropriate precautions

RECOMMENDED OPERATING CONDITIONS
Table 2

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Operating temperature | Ta |  | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| Supply voltage ${ }^{(1)}$ | $\mathrm{VDD}, \mathrm{VCP}$ |  | 3.135 | 3.3 | 3.465 | V |
|  | VDD_LVPECL |  | 2.375 |  | VDD | V |
| RSET Pin Resistor | Rr | Connect to GND. | 4.08 | 4.12 | 4.16 | $\mathrm{k} \Omega$ |
| CPRSET Pin Resistor | Rc | Connect to GND. | 4.3 | 5.1 | 6.2 | $\mathrm{k} \Omega$ |
| BYPASS Pin Capacitor | $\mathrm{C}_{\mathrm{BP}}$ | Connect to VCOGND. |  | 220 |  | nF |

(1) Power of 2.5 V or 3.3 V requires to be supplied from a single source. A decoupling capacitor of $0.1 \mu \mathrm{~F}$ for power supply line should be located close to each VDD pin.

## ELECTRICAL CHARACTERISTICS

## Power Dissipation

Table 3

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Power on default | PD1 | $* 1$ |  | 0.4 | 0.52 | W |
| Full Operation | PD2 | $* 2$ |  | 1.6 | 2.0 | W |
| Full Operation | PD3 | $* 3$ |  | 1.4 | 1.7 | W |
| Power Down | PD4 |  |  |  | 0.4 | mW |

(*1)No clock input. Default register values. Not include power dissipation in external resistors.
(*2) REF1/REF2=246.575MHz, Rdiv=16, Ndiv=146, VCO $=2.25 \mathrm{GHz}, \mathrm{VCO}$ div=2, LVPECL=562.5MHz, CMOS(10pF load) $=225 \mathrm{MHz}$ Not include power dissipation in external resistors.
(*3) REF1/REF2=246.575MHz, Rdiv=16, Ndiv=146, VCO=2.25GHz, VCO div=2, LVPECL=562.5MHz, LVDS=225MHz. Not include power dissipation in external resistors.

## PLL Characteristics

Table 4. All specifications at $\mathrm{VDD}=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL= 2.375 V to VDD, $\mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| On Chip VCO Frequency Range |  | 1750 |  | 2250 | MHz |
| VCO Gain | $\begin{aligned} & \mathrm{Fvco}=2.25 \mathrm{GHz} \\ & \mathrm{Fvco}=1.97 \mathrm{GHz} \\ & \mathrm{Fvco}=1.75 \mathrm{GHz} \end{aligned}$ | $\begin{aligned} & 18 \\ & 16 \\ & 14 \end{aligned}$ | $\begin{aligned} & 67 \\ & 52 \\ & 41 \end{aligned}$ | $\begin{aligned} & 146 \\ & 128 \\ & 114 \end{aligned}$ | MHz/V |
| Tuning Voltage |  | 1.0 |  | 2.5 | V |
| Frequency Pushing | Open Loop | -5 |  | 5 | MHz/V |
| Phase Noise@100kHz Offset <br> Phase Noise@1MHz Oddset | Fvco=2.00GHz <br> Fvco=2.00GHz |  | $\begin{aligned} & -105 \\ & -130 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ |
| Reference Inputs (Differential Mode) Input Frequency | REFIN, REFINn <br> Below 1 MHz should be dc-coupled | 0 |  | 250 | MHz |
| Input Duty |  | 40 |  | 60 | \% |
| Input Sensitivity(AC-Couple) |  | 200 |  |  | mVpp |
| Input Slew Rate |  | 0.2 |  |  | V/ns |
| Self-Bias Voltage,REFIN Self-Bias Voltage,REFINn |  | $\begin{gathered} 1.35 \\ 1.3 \end{gathered}$ | $\begin{aligned} & 1.6 \\ & 1.5 \end{aligned}$ | $\begin{gathered} 1.75 \\ 1.7 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Resistance, REFIN Input Resistance, REFINn |  | $\begin{aligned} & 3.3 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 4.8 \\ & 5.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & 6.2 \\ & 6.9 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{k} \Omega \\ & \mathrm{k} \Omega \end{aligned}$ |
| Reference Inputs (Single-Ended Mode) <br> Input Frequency(AC-Couple) <br> Input Frequency(DC-Couple) <br> Input Sensitivity(AC-Couple) | REF1, REF2 | $\begin{gathered} 20 \\ 0 \\ 0.6 \end{gathered}$ |  | $\begin{aligned} & 250 \\ & 250 \end{aligned}$ | MHz <br> MHz <br> Vpp |
| Input Duty | at VDD/2 | 40 |  | 60 | \% |
| Input Slew Rate |  | 0.2 |  |  | $\mathrm{V} / \mathrm{ns}$ |
| Input Logic HIgh Input Logic Low |  | 2.0 |  | 0.8 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Input Logic Current |  | -100 |  | +100 | $\mu \mathrm{A}$ |
| INPUT Capacitance | REFIN/REF1, REFINn/REF2 |  | 5 |  | pF |
| Phase Frequency Detector PFD Input Frequency <br> Antibacklash Pulse Width |  |  | 1.4 | 100 | MHz ns |
| Charge Pump Icp Sink/Source High Value Low Value | Programmable $\begin{gathered} \mathrm{CPRSET}=5.1 \mathrm{k} \Omega, \mathrm{VCP}=3.3 \mathrm{~V}, \\ \mathrm{CP}=1.65 \mathrm{~V}, \text { Temp }=25^{\circ} \mathrm{C} \end{gathered}$ | $\begin{aligned} & 4.32 \\ & 0.54 \end{aligned}$ | $\begin{gathered} 4.8 \\ 0.60 \end{gathered}$ | $\begin{aligned} & 5.28 \\ & 0.66 \end{aligned}$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Icp Leakage | $\mathrm{CP}=0.5$ to VCP-0.5V | -1 |  | +1 | $\mu \mathrm{A}$ |
| Sink/Source Matching ${ }^{* 1}$ | $\mathrm{CP}=0.5$ to VCP-0.5V | -10 | 2.2 | +10 | \% |
| Icp vs Vcp *2 | $\mathrm{CP}=0.5$ to VCP-0.5V | -8 | 3.6 | +8 | \% |
| Icp vs Temperature | $\mathrm{CP}=0.5 * \mathrm{VCP}$ | -5 |  | +5 | \% |

AK8186B

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Prescaler (Part of $\mathbf{N}$ divider) <br> Prescaler Input Frequency $\begin{aligned} & \mathrm{P}=1 \mathrm{FD} \\ & \mathrm{P}=2 \mathrm{FD} \\ & \mathrm{P}=3 \mathrm{FD} \\ & \mathrm{P}=2 \mathrm{DM}(2 / 3) \\ & \mathrm{P}=4 \mathrm{DM}(4 / 5) \\ & \mathrm{P}=8 \mathrm{DM}(8 / 9) \\ & \mathrm{P}=16 \mathrm{DM}(16 / 17) \\ & \mathrm{P}=32 \mathrm{DM}(32 / 33) \end{aligned}$ <br> Prescaler Output Frequency | 1E1[1]=0 <br> 1E1[1]=0 <br> 1E1[1]=0 <br> 1E1[1]=0 <br> 1E1[1]=0 <br> 1E1[1]=0 or 1 <br> 1E1[1]=0 or 1 <br> 1E1[1]=0 or 1 <br> $A, B$ counter input. |  |  | $\begin{gathered} 300 \\ 500 \\ 500 \\ 500 \\ 500 \\ 2250 \\ 2250 \\ 2250 \\ 300 \end{gathered}$ | MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz <br> MHz |
| Noise Characteristics <br> In-Band Phase Noise of the Charge Pump/Phase Frequency Detecter <br> PLL Figure of Merit (FOM) | @ 000 kHz PFD Frequency <br> @1MHz PFD Frequency <br> @10MHz PFD Frequency <br> @ 50 MHz PFD Frequency <br> FOM <br> = Phase Noise - 10log(fppo) <br> - 20log(Ndiv) + 201og(Odiv); <br> where Ndiv = N divider ratio, Odiv = VCO divider ratio * Channel divider ratio. |  | $\begin{aligned} & -169 \\ & -166 \\ & -155 \\ & -147 \\ & -226 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ |
| PLL Digital Lock Detect Window Required to Lock <br> To Unlock After Lock (Hysteresis) | $\begin{aligned} & 0 \times 18[4]=1 \\ & 0 \times 18[4]=0 \\ & 0 \times 18[4]=1 \\ & 0 \times 18[4]=0 \end{aligned}$ |  | $\begin{gathered} 3.5 \\ 7.5 \\ 7 \\ 15 \end{gathered}$ |  | $\begin{aligned} & \mathrm{ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \end{aligned}$ |

*1) [(|lsink|-|lsource|)/\{(||sink|+|lsource|)/2\}] * 100 [\%]
*2) (||1-12|)/(||1+|2|2)*100 [\%]

## Clock Input Characteristics

Table 5.

| Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS (CLK, $\overline{\text { CLK }}$ ) |  |  |  |  |  |
| Input Frequency | Below 1MHz should be dc-coupled. | 0 |  | 500 | MHz |
| Input Sensitivity, Differential |  |  | 150 |  | mVpp |
| Input Level, Differential |  |  |  | 2 | Vpp |
| Input Common-Mode Voltage, Vcm |  | 1.3 | 1.57 | 1.8 | v |
| Input Common-Mode Range, Vcm | With 200 mV pp signal applied. dc-coupled | 1.3 |  | 1.8 | V |
| Input Sensitivity, Single-Ended | CLK ac-coupled, $\overline{\text { CLK }}$ ac-bypassed to RF ground. |  | 150 |  | mVpp |
| Input Resistance | Self-biased | 3.2 | 4.7 | 6.1 | k $\Omega$ |
| Input Capacitance |  |  | 2 |  | pF |

## Clock Output Characteristics

Table 6. All specifications at $\mathrm{VDD}=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL $=2.375 \mathrm{~V}$ to VDD, $\mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVPECL CLOCK OUTPUT Output Frequency |  | $\text { Vterm }=50 \Omega \text { to }$ <br> VDD_LVPECL-2V |  |  | 1000 | MHz |
| Output High Voltage(VOH) |  | $\begin{aligned} & 0 x F n[3: 2]=00(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=01(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=10(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=11(n=0 \text { to } 5) \end{aligned}$ | $\begin{array}{\|c} \mid \text { VDD_LVPECL } \\ -1.23 \end{array}$ | $\begin{array}{\|c} \mid \text { VDD_LVPECL } \\ -0.98 \end{array}$ | $\begin{array}{\|c} \mid \text { VDD_LVPECL } \\ -0.73 \end{array}$ | V |
| Output High Voltage(VOL) |  | $\begin{aligned} & 0 x F n[3: 2]=00(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=01(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=10(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=11(n=0 \text { to } 5) \end{aligned}$ | $\begin{gathered} \text { VDD_LVPECL } \\ -1.67 \\ \text { VDD_LVPECL } \\ -1.86 \\ \text { VDD_LVPECL } \\ -2.03 \\ \text { VDD_LVPECL } \\ -2.20 \end{gathered}$ | VDD_LVPECL -1.38 VDD_LVPECL -1.58 VDD_LVPECL -1.77 VDD_LVPECL -1.94 | $\begin{gathered} \text { VDD_LVPECL } \\ -1.10 \\ \text { VDD_LVPECL } \\ -1.31 \\ \text { VDD_LVPECL } \\ -1.49 \\ \text { VDD_LVPECL } \\ -1.65 \end{gathered}$ | V |
| Differential Output Voltage |  | $\begin{aligned} & 0 x F n[3: 2]=00(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=01 \text { (n=0 to } 5) \\ & 0 x F n[3: 2]=10(n=0 \text { to } 5) \\ & 0 x F n[3: 2]=11 \text { (n=0 to } 5) \end{aligned}$ | $\begin{aligned} & 250 \\ & 430 \\ & 550 \\ & 740 \end{aligned}$ | $\begin{aligned} & 400 \\ & 600 \\ & 790 \\ & 960 \end{aligned}$ | $\begin{gathered} 550 \\ 770 \\ 980 \\ 1180 \end{gathered}$ | mV |
| LVDS CLOCK OUTPUT Output Frequency Maximum |  |  |  |  | 800 | MHz |
| Differential Output Voltage |  | $\begin{aligned} & 0 \times 14 \mathrm{n}[2: 1]=00 \text { (n=0 to } 3) \\ & 0 \times 14 \mathrm{n}[2: 1]=01 \text { (n=0 to } 3) \\ & 0 \times 14 \mathrm{n}[2: 1]=10 \text { (n=0 to } 3) \\ & 0 \times 14 \mathrm{n}[2: 1]=11 \text { (n=0 to } 3) \end{aligned}$ | $\begin{aligned} & 124 \\ & 247 \\ & 186 \\ & 247 \end{aligned}$ | 180 <br> 360 <br> 270 <br> 360 | 227 <br> 454 <br> 340 <br> 454 | mV |
| Delta $\mathrm{V}_{\text {OD }}$ |  | $0 \times 14 \mathrm{n}[2: 1]=01$ ( $\mathrm{n}=0$ to 3 ) |  |  | 25 | mV |
| Output Offset Voltage |  | $0 \times 14 \mathrm{n}[2: 1]=01$ ( $\mathrm{n}=0$ to 3 ) | 1.125 | 1.24 | 1.375 | V |
| Delta $\mathrm{V}_{\mathrm{OD}}$ |  | $0 \times 14 n[2: 1]=01$ ( $n=0$ to 3 ) |  |  | 25 | mV |
| Short-Circuit Current |  | $0 \times 14 n[2: 1]=01$ ( $n=0$ to 3 ) Output shorted to GND. |  | 3.5 | 24 | mA |
| CMOS CLOCK OUTPUTS |  |  |  |  |  |  |
| Output Frequency Maximum |  | load=10pF |  |  | 250 | MHz |
| Output High Voltage(VOH) |  | $\mathrm{loh}=1 \mathrm{~mA}$ | VDD-0.2 |  |  | V |
| Output High Voltage(VOL) |  | $\mathrm{lol}=1 \mathrm{~mA}$ |  |  | 0.2 | V |

AK8186B

## Timing Characteristics

Table 7. All specifications at $\mathrm{VDD}=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL $=2.375 \mathrm{~V}$ to VDD, $\quad \mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVPECL Output <br> Rise/Fall time |  | $\begin{aligned} & \text { Termination = } \\ & \quad 50 \Omega \text { to VDD-LVPECL-2V } \\ & 0 x F n[3: 2]=10 \text { (n=0 to } 5) \\ & 20 \% \text { to } 80 \% / 80 \% \text { to } 20 \% \end{aligned}$ |  | 175 | 225 | ps |
| Propagation Delay, CLK-to-LVPECL Ouput Variation with Temperature |  |  |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{ps} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Output Skew ${ }^{* 1}$ |  | Same Divider Different Dividers |  | $\begin{gathered} 5 \\ 13 \end{gathered}$ | $\begin{aligned} & 40 \\ & 40 \end{aligned}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ |
| Output Duty |  | $\begin{aligned} & 750 \mathrm{MHz} \leq \text { Fout } \\ & 500 \mathrm{M} \leq \text { Fout }<750 \mathrm{MHz} \\ & 250 \mathrm{M} \leq \text { Fout }<500 \mathrm{MHz}{ }^{* 2} \\ & \text { Fout }<250 \mathrm{MHz}{ }^{* 2} \\ & \text { Fout }<1000 \mathrm{MHz} \text {, VDD_LVPECL }=3.3 \mathrm{~V} \pm 5 \% \end{aligned}$ | $\begin{aligned} & 30 \\ & 35 \\ & 40 \\ & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 50 \\ & 50 \\ & 50 \\ & 50 \\ & 50 \end{aligned}$ | $\begin{aligned} & 70 \\ & 65 \\ & 60 \\ & 55 \\ & 55 \end{aligned}$ | $\begin{aligned} & \% \\ & \% \\ & \% \\ & \% \\ & \% \end{aligned}$ |
| LVDS Output <br> Rise/Fall time |  | $\begin{aligned} & \text { Termination = } 100 \Omega \text { @ } 3.5 \mathrm{~mA} \\ & 0 \times 14 \mathrm{n}[2: 1]=01(\mathrm{n}=0 \text { to } 3) \\ & 20 \% \text { to } 80 \% / 80 \% \text { to } 20 \% \end{aligned}$ |  | 190 | 350 | ps |
| Propagation Delay, CLK-to-LVPECL Ouput Variation with Temperature |  | For All Device Values |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{ps} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Output Skew ${ }^{* 1}$ |  | Same Divider Different Dividers |  | $\begin{gathered} 6 \\ 25 \end{gathered}$ | $\begin{gathered} 62 \\ 150 \end{gathered}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ |
| Output Duty |  | *2*3 | 45 | 50 | 55 | \% |
| CMOS Output <br> Rise/Fall time |  | $20 \%$ to $80 \% / 80 \%$ to $20 \%$ Cload $=10 \mathrm{pF}$ |  | 400 | 1000 | ps |
| Propagation Delay, CLK-to-LVPECL Ouput Variation with Temperature |  | For All Device Values |  | $\begin{aligned} & \text { TBD } \\ & \text { TBD } \end{aligned}$ |  | $\begin{gathered} \mathrm{ns} \\ \mathrm{ps} /{ }^{\circ} \mathrm{C} \end{gathered}$ |
| Output Skew ${ }^{* 1}$ |  | Same Divider Different Dividers |  | $\begin{gathered} 4 \\ 28 \end{gathered}$ | $\begin{gathered} 66 \\ 180 \end{gathered}$ | $\begin{aligned} & \text { ps } \\ & \text { ps } \end{aligned}$ |
| Output Duty |  | *2*3 | 45 | 50 | 55 | \% |

*1) Skew: The Difference between any two similar delay paths while operating at the same voltage and temperature.
*2) Differential input through CLK/CLK pins: Clock input is assumed to be $50 \%$ duty.
*3) Single-end input through CLK pin: Clock input is assumed to be $50 \%$ duty and Fout < 150 MHz .

Clock Output Additive Phase Noise (Distribution Only; VCO Divider Not Used)
Table 8. All specifications at VDD $=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL $=2.375 \mathrm{~V}$ to VDD, $\quad \mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLK-TO-LVPECL Additive Phase Noise <br> CLK $=500 \mathrm{MHz}$, Output $=500 \mathrm{MHz}$, <br> Divider=1 |  |  |  |  | Does not include PLL and VCO Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |
| At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset |  | $\begin{aligned} & -108 \\ & -130 \\ & -142 \\ & -149 \\ & -150 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ |  |
| CLK $=500 \mathrm{MHz}$, Output $=250 \mathrm{MHz}$, Divider=2 <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset |  | $\begin{aligned} & -114 \\ & -133 \\ & -143 \\ & -151 \\ & -152 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |
| CLK-TO-LVDS Additive Phase Noise CLK=500MHz, Output=500MHz, <br> Divider=1 |  |  |  |  | Does not include PLL and VCO Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |
| At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> CLK $=500 \mathrm{MHz}$, Output $=250 \mathrm{MHz}$, <br> Divider=2 <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset |  | $\begin{aligned} & -106 \\ & -126 \\ & -141 \\ & -145 \\ & -147 \\ & \\ & \\ & -114 \\ & -133 \\ & -143 \\ & -150 \\ & -152 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |

AK8186B

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLK-TO-CMOS Additive Phase Noise |  |  |  |  | Dose not include PLL and VCO |
| $\begin{aligned} & \text { CLK=500MHz, Output=250MHz, } \\ & \text { Divider=2 } \end{aligned}$ |  |  |  |  | Input slew rate $>1 \mathrm{~V} / \mathrm{ns}$ |
| At 1 kHz Offset At 10 kHz Offset At 100 kHz Offset At 1 MHz Offset At 10 MHz Offset |  | $\begin{aligned} & -113 \\ & -135 \\ & -143 \\ & -149 \\ & -152 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ dBc/Hz $\mathrm{dBc} / \mathrm{Hz}$ $\mathrm{dBc} / \mathrm{Hz}$ |  |
| CLK $=500 \mathrm{MHz}$, Output $=50 \mathrm{MHz}$, Divider=10 |  |  |  |  | Input slew rate $>1 \mathrm{~V} / \mathrm{ns}$ |
| At 1 kHz Offset At 10 kHz Offset At 100 kHz Offset At 1 MHz Offset At 10 MHz Offset |  | $\begin{aligned} & -129 \\ & -139 \\ & -149 \\ & -156 \\ & -160 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ |  |

## Clock Output Phase Noise (Internal VCO Used)

Table 9. All specifications at $\mathrm{VDD}=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL $=2.375 \mathrm{~V}$ to $\mathrm{VDD}, \quad \mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVPECL Phase Noise <br> Fvco=2.24256GHz, Fout $=280.32 \mathrm{MHz}$ <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> At 40 MHz Offset <br> Fvco $=1.96608 \mathrm{GHz}$, Fout $=245.76 \mathrm{MHz}$ <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> At 40 MHz Offset <br> Fvco $=1.75104 \mathrm{GHz}$, Fout $=218.88 \mathrm{MHz}$ <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> At 40 MHz Offset |  | $\begin{gathered} -94 \\ -103 \\ -105 \\ -125 \\ -135 \\ -136 \\ \\ -89 \\ -102 \\ -106 \\ -127 \\ -136 \\ -137 \\ \\ -96 \\ -105 \\ -108 \\ -129 \\ -137 \\ -138 \end{gathered}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> dBc/Hz <br> dBc/Hz <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | through VCO divider and channel divider <br> $R E F=122.88 \mathrm{MHz}$ <br> REF $=122.88 \mathrm{MHz}$ <br> REF $=122.88 \mathrm{MHz}$ |

Clock Output Absolute Time Jitter (Clock Generation Using Internal VCO)
Table 10.


## Clock Output Absolute Time Jitter (Clock Generation Using External VCXO)

Table 11.


AK8186B

## Clock Output Additive Time Jitter (VCO Divider Not Used)

Table 12

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVPECL Output Additive Time Jitter CLK $=500 \mathrm{MHz}$,Output $=500 \mathrm{MHz}$, Divider $=1$ CLK $=500 \mathrm{MHz}$,Output=250MHz,Divider=2 CLK $=500 \mathrm{MHz}$,Output $=100 \mathrm{MHz}$,Divider=5 <br> LVDS Output Additive Time Jitter CLK $=500 \mathrm{MHz}$,Output $=500 \mathrm{MHz}$,Divider=1 CLK $=500 \mathrm{MHz}$,Output=250MHz,Divider=2 CLK $=500 \mathrm{MHz}$,Output $=100 \mathrm{MHz}$,Divider=5 <br> CMOS Output Additive Time Jitter CLK $=500 \mathrm{MHz}$,Output $=100 \mathrm{MHz}$,Divider=5 |  | 39 <br> 92 <br> 137 <br> 76 <br> 92 <br> 237 <br> 131 |  | fs rms fs rms fs rms fs rms fs rms fs rms fs rms | Distribution Section Only <br> 12 kHz to 20 MHz <br> 12 kHz to 20 MHz <br> 12 kHz to 20 MHz <br> Distribution Section Only <br> 12 kHz to 20 MHz <br> 12 kHz to 20 MHz <br> 12 kHz to 20 MHz <br> Distribution Section Only <br> 12 kHz to 20 MHz |

## Clock Output Additive Time Jitter (VCO Divider Used)

Table 13

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :---: | :---: | :---: | :--- | :--- |
| LVPECL Output Additive Time Jitter |  |  |  |  | Distribution Section Only |
| CLK=500MHz,Output=100MHz,Divider=5 |  | 129 |  | fs rms | 12 kHz to 20MHz |
| LVDS Output Additive Time Jitter |  |  |  | Distribution Section Only |  |
| CLK=500MHz,Output=100MHz,Divider=5 |  | 219 |  | fs rms |  |
| CMOS Output Additive Time Jitter |  | 12 kHz to 20MHz |  |  |  |
| CLK=500MHz,Output=100MHz,Divider=5 |  | 120 |  | fs rms | Distribution Section Only <br> 12 kHz to 20MHz |

## Serial Control Port

Table 14. All specifications at $\mathrm{VDD}=3.3 \mathrm{~V} \pm 5 \%$, VDD _LVPECL $=2.375 \mathrm{~V}$ to $\mathrm{VDD}, \quad \mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\mathrm{CS}}$ (INPUT) |  | internal $30 \mathrm{k} \Omega$ pull-up resistor |  |  |  |  |
| Input High Level Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| Input Low Level Voltage | VIL |  |  |  | 0.8 | V |
| Input High Level Current | $\mathrm{I}_{\mathrm{H}}$ |  | -3 |  | 3 | $\mu \mathrm{A}$ |
| Input Low Level Current | $1 / 1$ |  | 45 | 110 | 220 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 5 |  | pF |
| SCLK (INPUT) |  | internal 30k d pull-down resistor |  |  |  |  |
| Input High Level Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| Input Low Level Voltage | VIL |  |  |  | 0.8 | V |
| Input High Level Current | $I_{H}$ |  | 45 | 110 | 220 | $\mu \mathrm{A}$ |
| Input Low Level Current | $1 / 2$ |  | -3 |  | 3 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{C}_{\text {IN }}$ |  |  | 5 |  | pF |
| SDIO (INPUT) |  |  |  |  |  |  |
| Input High Level Voltage | $\mathrm{V}_{\mathrm{H}}$ |  | 2.0 |  |  | V |
| Input Low Level Voltage | $\mathrm{V}_{\mathrm{LL}}$ |  |  |  | 0.8 | V |
| Input High Level Current | $I_{H}$ |  | -3 |  | 3 | $\mu \mathrm{A}$ |
| Input Low Level Current | $1 / L$ |  | -3 |  | 3 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  |  | 11 |  | pF |
| SDIO, SDO (OUTPUT) |  |  |  |  |  |  |
| High Level Output Voltage | $\mathrm{V}_{\text {OHS }}$ | SDO, SDIO(OUT), $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.7 |  |  | v |
| Low level Output Voltage | VoLs | SDO,SDIO(OUT) , $\mathrm{IOL}_{\text {O }}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| TIMING |  | Load=100pF |  |  |  |  |
| Clock Rate(SCLK) | 1/ tscık |  |  |  | 20 | MHz |
| Pulse Width High | $\mathrm{t}_{\mathrm{H}}$ |  | 20 |  |  | ns |
| Pulse Width Low | too |  | 20 |  |  | ns |
| SDIO to SCLK Setup | tos |  | 8 |  |  | ns |
| SCLK to SDIO Hold | $\mathrm{t}_{\mathrm{DH}}$ |  | 8 |  |  | ns |
| SCLK to Valid SDIO and SDO | tov |  |  |  | 15 | ns |
| $\overline{\mathrm{CS}}$ to SCLK Setup and Hold | ts |  | 12 |  |  | ns |
| SCLK to $\overline{\mathrm{CS}}$ Holdup and Hold | $t_{H}$ |  | 8 |  |  | ns |
| $\overline{\mathrm{CS}}$ Minimum Pulse Width High | $t_{\text {pwh }}$ |  | 5 |  |  | ns |

AK8186B

## $\overline{\mathbf{P D}}, \overline{\text { SYNC }}$ and $\overline{\text { RESET }}$

Table 15. All specifications at VDD $=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL $=2.375 \mathrm{~V}$ to VDD , $\quad$ Ta: -40 to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| INPUT |  | internal 30k pull-up resistor |  |  |  |  |
| Input High Level Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  | 2.0 |  |  | V |
| Input Low Level Voltage | $\mathrm{V}_{\text {IL }}$ |  |  |  | 0.8 | V |
| Input High Level Current | $\mathrm{I}_{\mathrm{H}}$ |  | -3 |  | 3 | $\mu \mathrm{A}$ |
| Input Low Level Current | $1 / 1$ |  | 45 | 110 | 220 | $\mu \mathrm{A}$ |
| Input Capacitance | $\mathrm{CIN}_{\text {IN }}$ |  |  | 5 |  | pF |
| RESET TIMING |  |  |  |  |  |  |
| Pulse Width Low | t O |  | 50 |  |  | ns |
| $\overline{\text { SYNC TIMING }}$ |  |  |  |  |  |  |
| Pulse Width Low | tıo | Refer to Input signal cycle | 1.5 |  |  | Cycle |

## LD, STATUS and REFMON

Table 16. All specifications at VDD $=3.3 \mathrm{~V} \pm 5 \%$, VDD_LVPECL $=2.375 \mathrm{~V}$ to $\mathrm{VDD}, \quad \mathrm{Ta}:-40$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted

| Parameter | Symbol | Conditions | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT |  |  |  |  |  |  |
| High Level Output Voltage | $\mathrm{V}_{\text {OH }}$ | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$ | 2.7 |  |  | V |
| Low level Output Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{IOL}_{\text {OL }}=1 \mathrm{~mA}$ |  |  | 0.4 | V |
| LD Output Current | ILD | $\begin{aligned} & 0 \times 1 \mathrm{~A}[5: 0]=04 \mathrm{~h} \\ & 0 \mathrm{~V}<\mathrm{LD} \text { Output voltage }<2 \mathrm{~V}, \end{aligned}$ | 88 | 110 | 132 | $\mu \mathrm{A}$ |
| MAXIMUM TOGGLE RATE |  | Load=10pF | 50 | 100 |  | MHz |
| ANALOG LOCK DETECT |  |  |  |  |  |  |
| Capacitance |  |  |  | 9 |  | pF |
| FREQUENCY STATUS MONITOR |  |  |  |  |  |  |
| REF1, REF2, VCO |  | 0x1A[6]=0 (Default) | 1.02 | 2.00 | 4.00 | MHz |
| REF1, REF2 |  | 0x1A[6]=1 | 8 | 16 | 32 | MHz |
| LD COMPARATOR |  |  |  |  |  |  |
| Trip Point L to H |  |  | 1.58 | 1.73 | 1.88 | V |
| Trip Point H to L |  |  | 1.32 | 1.47 | 1.62 | V |
| Hysteresis |  |  | 170 | 260 | 350 | mV |

TIMING DIAGRAMS


Figure 3. LVPECL Timing, Differential


Figure 5. CMOS Timing, Single-Ended, 10pF Load


Figure 6. Serial Control Port - READ -


Figure 7. Serial Control Port - WRITE

AK8186B

## THEORY OF OPERATION

## OPERATIONAL CONFIGURATIONS

The AK8186B can be configured in two ways below.
> Internal VCO and Clock Distribution
> External VCO and Clock Distribution
Each functional block must be set by the registers through a serial control port.

## Internal VCO and Clock Distribution

When using the internal VCO and PLL, the things below are to be cared.

- Prescaler divide ratio : $8 / 9,16 / 17$ and $32 / 33$ can be used to meet the maximum input frequency of $A, B$ counter, 300 MHz .
- VCO calibration must be executed after the internal VCO is enabled.

Table 17 Settings for Internal VCO

| Register | Function |
| :--- | :--- |
| $0 \times 10[1: 0]=00 \mathrm{~b}$ | PLL normal operation (PLL on). |
| $0 \times 10$ to $0 \times 1 \mathrm{E}$ | PLL settings. Select and enable a reference input; set R, <br> N(P,A,B) PFD polarity, and Icp according to the intended loop <br> configuration. |
| $0 \times 18[0]=0$ | Reset VCO calibration. |
| $0 \times 232[0]=1$ | Register Update. |
| $0 \times 18[0]=1$ | Initiate VCO calibration. |
| $0 \times 232[0]=1$ | Register Update. |
| $0 \times 1 \mathrm{E}[2: 0]$ | Set VCO divider ratio. |
| $0 \times 1 \mathrm{E} 1[0]=0$ | Use the VCO divider as source for distribution section. |
| $0 \times 1 \mathrm{E} 1[1]=1$ | Select VCO as the source. |



Figure 8 Internal VCO and Clock Distribution

## External VCO and Clock Distribution

When using the external VCO and PLL, the things below are to be cared.

- Prescaler divide ratio : $1,2 / 3,4 / 5,8 / 9,16 / 17$ and $32 / 33$ can be used to meet the maximum input frequency of $A, B$ counter, 300 MHz .
- Maximum frequency of the External VCXO is 500 MHz .

Table 18 Settings for External VCO

| Register | Function |
| :--- | :--- |
| $0 \times 10[1: 0]=00 \mathrm{~b}$ | PLL normal operation (PLL on). |
| $0 \times 10[7]=0$ or 1 | PFD polarity 0: positive 1:negative |
| $0 \times 10$ to $0 \times 1 \mathrm{E}$ | PLL settings. Select and enable a reference input; set R, <br> N(P,A,B) PFD polarity, and Icp according to the intended loop <br> configuration. |
| $0 \times 1 \mathrm{EO[2:0]}$ | Set VCO divider ratio. <br> $0 \times 1 \mathrm{E} 1[0]=0$ or 1 <br> Select the source for distribution section. <br> $0:$ VCO divider 1: CLK input <br> $0 \times 1 \mathrm{E1}[1]=0$ |



Figure 9 External VCO and Clock Distribution

AK8186B

## PLL

The AK8186B integrates a PLL with a VCO which can be configured to meet user's application. The following functions are set through a serial control port. The setting registers are mapped into $0 \times 10$ to $0 \times 1 \mathrm{~F}$ in a register.

- PLL Power down
- Charge pump current
- R counter for Reference input
- A counter, B counter and Prescaler in loopback path
- Pin function of STATUS,LD and REFMON pins
- VCO calibration
- Lock Detect
- Frequency monitor of REF1, REF2 and VCO
- Switchover
- Holdover


Figure 10. PLL

## REFERENCE INPUT

The reference input section of the AK8186B allows a differential input or two single-ended inputs. Both types of inputs are self-biased. It allows easy ac-coupled input signals. The desired reference input is selected by $0 \times 1 \mathrm{C}[2: 0]$.

## Single-ended input

A dc-coupled CMOS level signal or an ac-coupled sinewave or square wave signal can be input.

## Differential input

An ac-coupled signal or a dc-coupled signal can be input. If a single-ended signal is applied to the differential REFIN, the REFINn should be decoupled through a capacitor to a ground.

Note
All reference inputs are powered down by default.
When PLL is powered down, all the reference inputs are powered down.
When the differential mode is selected, the single-ended inputs are powered down and vice versa.

The maximum input frequency of both type of inputs is 250 MHz .

## REFERENCE SWITCHOVER

When dual single-ended CMOS inputs are imposed to REF1 and REF2, the AK8186B could support automatic and manual PLL reference clock switching between REF1 and REF2. The automatic switchover is enabled by setting $0 \times 1 \mathrm{C}[4]$.

$$
0 \times 1 C[4]=\begin{array}{ll}
0 & : \text { manual switchover } \\
1 & : \text { automatic switchover }
\end{array}
$$

Note;
The single-ended inputs should be dc-coupled CMOS levels and not go to high impedance. If these go to high impedance, input buffers may cause chattering due to noise. A false detection might occur.

## Manual Switchover

A PLL reference input can be selected by a register or a pin.
$0 \times 1 \mathrm{C}[5]$ assigns the register $0 \times 1 \mathrm{C}[6]$ or the REF_SEL pin to select a PLL reference input.

## Automatic Switchover

Automatic switchover has two modes of operation. Both of them switch from REF1 to REF2 when REF1 is lost. The difference of the two modes is whether the AK8186B would stay on REF2 or not when REF1 returns. $0 \times 1 \mathrm{C}[3]$ selects one of the two modes.

```
0x1D[3] = 0 : Switch to REF1.
    1 : Stay on REF2. It can be switched to REF1 manually.
```


## Condition to switch from REF1 to REF2

If the reference switchover circuit detects three consecutive rising edges of REF2 without any REF1 rising edges, the REF1 is considered to be lost. On the 2nd subsequent rising edge of REF2, the reference clock input to PLL is switched from REF1 to REF2.

Condition to switch back to REF1 when 0x1D[3]=0
If the reference switchover circuit detects four consecutive rising edges of REF1 without three consecutive REF2 rising edges between REF1 edges, the REF1 is considered to be returned. On the 2nd subsequent rising edge of REF2, the reference clock input to PLL is switched from REF2 to REF1.

## R DIVIDER (REFERENCE DIVIDER)

The reference input goes into the R divider ( a 14-bit counter). It can be set to any value from 0 to 16383 by $0 \times 11$ and $0 \times 12$. When 0 is set, the input is divided by 1 .

## Maximum output frequency

The output of the R divider goes to one of the PFD inputs which is compared to the output of the N divider. The frequency applied to the PFD must not exceed 100 MHz .

## Reset

The $R$ is divider can be reset under the following conditions.

1) Power on reset
2) When RESET is asserted low.
3) When $0 \times 16[6]$ is set to 1 (reset of the $R$ divider)
4) When $0 \times 16[5]$ is set to 1 (shared reset bit of the $R, A$ and $B$ counter)
5) When $\overline{\text { SYNC }}$ is released from $L$ to $H$.

AK8186B

## PHASE FREQUENCY DETECTOR (PFD)

The PFD has two inputs of R divider and $N$ divider. It outputs an up/down signal for the charge pump, which is proportional to the phase and frequency difference between the inputs. Both input frequencies must not exceed the maximum frequency of 100 MHz .

## CHARGE PUMP (CP)

The charge pump pumps up/down controlled by the output of the PFD. The output current of the CP goes out through the CP pin and integrated and filtered by the external loop filter, then is finally turned into a voltage. The voltage goes into the VCO via the LF pin to tune the VCO frequency.

The CP has four modes of operation and eight current values. Each of them can be set by the registers below.

Table 19 Register for Charge Pump Operation Mode

| Item | Register | Description |
| :--- | :---: | :--- |
| Operation Mode | $0 \times 10[3: 2]$ | Normal, High Impedance, Pump up, Pump down |
| CP Current | $0 \times 10[6: 4]$ | 0.6 to 4.8 mA with 0.6 mA step (CPRSET=5.1k $\Omega$ ) |

## On-Chip VCO

The AK8186B integrates a VCO working in the range of 1.75 GHz to 2.25 GHz . The VCO requires a calibration to achieve optimal operation around the REFIN frequency. After power-up or reset. a initial calibration is required along with the procedure shown below. The calibration can be executed at anytime after power-up or reset from the step marked (*). SYNC function is executed during the VCO calibration. Distribution outputs remain static in this period. Maximum time of the VCO calibration is 4400 cycles of a VCO calibration clock supplied by a VCO calibration divider. The VCO calibration divider divides the R divider output (= the PFD input clock) with the divider value of $2,4,8$ or 16 set to $0 \times 18[2: 1]$. When the calibration is finished, a logic true (1b) is returned to a readback bit $0 \times 1 \mathrm{~F}[6]$.


Figure 11. Procedure of VCO calibration

## External VCO/VCXO

The AK8186B supports an external VCO/VCXO. The CLK/CLK input can be used as a differential feedback for an external VCO/VCXO. The input frequency is up to 500 MHz .

## PLL EXTERNAL LOOP FILTER

The loop filter supplies a voltage to the VCO via the LF pin to move the VCO frequency up or down. When using the internal VCO, the external loop filter should be referenced to the BYPASS pin for optimal noise and spurious performance. An example is shown in Fig.13. The values of loop filter must be calculated for each PLL. It depends on the VCO frequency, the Kvco, the PFD frequency, the CP current, the desired loop bandwidth and the desired phase margin.


Figure 12 Example of External Loop Filter for the Internal VCO


Figure 13 Example of External Loop Filter for an External VCO

## FEEDBACK DIVIDER (N DIVIDER)

The N divider consists of a prescaler ( P ), A and B counters.


Figure 14. N divider

## PRESCALER

The prescaler is a dual modulus counter which has two modes of operation. Division value of A counter defines the mode as below.

1) When $A=0$ : a fixed divide (FD) mode where the prescaler divides by $P$.
2) When $A \neq 0$ : dual modulus ( $D M$ ) mode where the prescaler divides by $P$ and $(P+1)$.

AK8186B
Since the maximum output frequency of the prescaler is 300 MHz , the prescaler input frequency is limited by the modes as shown in Table 4. The prescaler must divide its input frequency by appropriate divide ratio defined by Register 0x016[2:0]. In case of using the internal VCO, its output ( 1.75 GHz min ) must be divided by $\mathrm{P}=8$, 16 and 32. (See the "PLL Configuration in Register Map Function Descriptions")

## FD mode ( $A=0$ )

The Prescaler divider value is $P$. It is divided by $B$ counter.
$N=P \times B$
Where $P=1,2,4,8,16$ or 32 for an external VCO/VCXO.
$\mathrm{P}=8,16$ or 32 for an internal VCO.
$B: 3$ to 8191 when $B=1, B$ counter is bypassed. Not allowed for $B=0$ and 2 .
DM mode ( $A \neq 0$ )
The prescaler divider value is $P$ for $(B-A)$ times and $P+1$ for $A$ times.
$N=P \times B+A$
Where $\quad P=1,2 / 3,4 / 5,8 / 9,16 / 17$ or $32 / 33$ for an external VCO/VCXO.
$P=8 / 9,16 / 17$ or $32 / 33$ for an internal VCO.
$B: 3$ to 8191 when $B=1, B$ counter is bypassed. Not allowed for $B=0$ and 2 .
The output frequency of the $N$ divider $f_{v c o} / N$ is equated to the output of the $R$ divider $f_{R E F} / R$ at the PFD. Then the VCO frequency is

1) When $A=0: \quad f_{V C O}=f_{\text {REF }} \times N / R \quad$ where $N=P \times B$
2) When $A \neq 0: \quad f_{V C O}=f_{R E F} \times N / R \quad$ where $N=P \times B+A$

## $A$ and $B$ COUNTERS

The division value of the $A$ and $B$ counters is defined by the registers below.
A counter: 0x13[5:0]
B counter: $0 \times 14[7: 0]$ and $0 \times 15[4: 0]$
Note;

- Both division values should be set $A \leq B$.
$-P=1,2,4,8,16$ or 32 when $A=0$.
- $B=0$ and $B=2$ are not allowed.
- Maximum input frequency of $A / B$ counters is 300 MHz .


## Reset Counters

$\overline{\text { SYNC }}$ pin resets all of $P, A$ and $B$ counters simultaneously. This is allowed by the register $0 \times 19[7: 6]$. $A / B$ counters can be reset by the register $0 \times 16[5][4]$.

## LOCK DETECT

The AK8186B has three kinds of lock detect function. Each Lock Detect function is able to report to LD, STATUS and REFMON pins.

Table 20 Registers for Lock Detect

| Mode | Enable/Disable | OUTPUT pin |  |  |
| :--- | :---: | :---: | :---: | :---: |
|  | Register | LD | $\begin{array}{c}\text { STATUS } \\ 0 \times 17[7: 2] ~\end{array}$ | $\begin{array}{c}\text { REFMON } \\ 0 \times 1 \mathrm{~B}\end{array}$ |
|  |  | $0 \times 4: 0>$ |  |  |$]$

## Digital Lock Detect (DLD)

The Digital Lock Detect function detects a lock when the phase difference of the rising edges at the PFD inputs is less than the Lock Detect Window (3.5ns typical). The lock is indicated when the number of consecutive "lock detection" reaches the threshold of the Lock Detect Counter defined by $0 \times 18<6: 5>$.
The "unlock" is indicated when the DLD function detects the larger phase difference at the PFD inputs than the Lock Detect Window. The unlock threshold is just one value.


Figure 15. Digital Lock Detect

## Current Source Digital Lock Detect (CLD)

The lock indication by the DLD is normally not stable until the PLL gets in lock completely. In some application, it might be required to get a lock detect after the PLL gets solidly locked. The Current Source DLD function (CLD) could be useful for that requirement.

The CLD provides a current of 110 uA to LD pin when the DLD detects a lock (DLD = H). While the PLL continues to be in lock state, the voltage of LD is going up with the current. But if the PLL is back to unlock state, the charge on a capacitor externally connected to LD is discharged instantly.

The voltage of LD can be sensed by an internal or external comparator. When the internal LD pin comparator is used ( $0 x 1 \mathrm{D}[3]=1 \mathrm{~b}$ ), its output can be read at STATUS pin ( $0 \times 17[7: 2]$ ) or REFMON pin
( $0 \times 1 \mathrm{~B}[4: 0]$ ). Selecting a properly value of capacitor allows a lock detect indication to be delayed. The LD pin comparator trip point is shown in Table 16.


Figure 16. Current Source Lock Detect

## Analog Lock Detect (ALD)

When $0 \times 1 \mathrm{~A}[5: 0]$ is set to the value shown below, the Analog Lock Detect is indicated at the LD pin. The ALD function requires a external R-C filter to indicate lock/unlock state.

$$
\begin{array}{ll}
0 \times 1 \mathrm{~A}[5: 0]=01 \mathrm{~h} & : \text { P-channel open drain ALD (Active Low) } \\
0 \times 1 \mathrm{~A}[5: 0]=02 \mathrm{~h} & : \mathrm{N} \text {-channel open drain ALD (Active High) }
\end{array}
$$



Figure 17. Analog Lock Detect (N/P-channel open drain)

## N-channel open drain

The ALD signal is derived from the up/down control outputs of the PFD.
■ When the PLL is in lock, the ALD signal is mainly low with minimum high-going pulse. This leads the voltage of LD to getting up to VDD.

- When the PLL in in unlock, the ALD signal has a wider high-going pulse. This leads the voltage of LD to getting down to ground.


## P-channel open drain

The ALD signal is the inverting of the ALD.

- When the PLL is in lock, the ALD signal is mainly high with minimum low-going pulse. This leads the voltage of LD to getting down to ground.
- When the PLL in in unlock, the ALD signal has a wider high-going pulse. This leads the voltage of LD getting up to VDD.


## AK8186B

## HOLDOVER

Some application requires holding the output frequency to be constant even though the REF input is lost out. A holdover function is for such a requirement. In the AK8186B, the holdover function puts the charge pump into high-impedance state so that the VCO keeps its frequency constant. However, any leakage could occur at the charge pump output, which leads the unwanted VCO frequency shift. Adequate capacitive value in the loop filter should be selected to avoid shifting the VCO frequency out of the required limit.

The AK8186B has two modes of holdover function, manual or automatic mode. Manual holdover is activated by the $\overline{\text { SYNC }}$ pin. Automatic holdover is activated by the voltage of LD pin. Both holdover modes are enabled with $0 \times 1 \mathrm{D}[2: 0]$.

Table 21 Setting Holdover

| Mode | Holdover Enable <br> $0 \times 1 \mathrm{D}[2]$ | Mannual/Automatic <br> $0 \times 1 \mathrm{D}[1]$ | Holdover Enable <br> $0 \times 1 \mathrm{D}[0]$ |
| :--- | :---: | :---: | :---: |
| Manual Holdover | 1 | 1 | 1 |
| Automatic Holdover | 1 | 0 | 1 |

## Manual Holdover Mode

A manual holdover puts the charge pump into a high impedance state immediately when the $\overline{\text { SYNC }}$ pin is asserted low. This is trigged by the falling edge of the $\overline{\text { SYNC. }}$

## Getting into the holdover

Condition : the falling edge of the $\overline{\text { SYNC }}$
Operation Timing : immediately
Operation : puts the charge pump into a high impedance state

## Leaving the holdover

Condition : the $\overline{\text { SYNC }}=$ High
Operation Timing : synchronous with the first PFD rising edge after the $\overline{\text { SYNC }}$ goes high.
Operation : puts the charge pump into a normal state, resets the B-counter.


Figure 18. Manual Holdover

Note: Set the channel divider to ignore the $\overline{\text { SYNC }}$ pin at least after an initial SYNC event. Otherwise, every time $\overline{\mathrm{SYNC}}$ is asserted low to invoke the manual holdover, the distribution outputs become DC output state.

AK8186B

Table 22 Setting the channel divider to ignore the SYNC

| Divider | Nosync <br> register bit | Value to <br> ignore $\overline{\text { SYNC }}$ pin |
| :---: | :---: | :---: |
| 0 | $0 \times 191[6]$ | 1 |
| 1 | $0 \times 194[6]$ | 1 |
| 2 | $0 \times 197[6]$ | 1 |
| 3 | $0 \times 19 \mathrm{C}[3]$ | 1 |
| 4 | $0 \times 1 \mathrm{~A} 1[3]$ | 1 |

## Automatic Holdover Mode

An automatic holdover puts the charge pump into a high impedance state immediately when the unlock state is detected. A flow chart of the automatic holdover function is shown in Figure 16.

## Getting into the holdover

Condition : LD pin = H when DLD = low (false)
Operation Timing : immediately
Operation : puts the charge pump into a high impedance state

## Leaving the holdover

Condition : DLD = High (true)
Operation Timing : synchronous with a first PFD rising edge after DLD goes high.
Operation : puts the charge pump into a normal state, resets the B-counter.

LD pin is able to report the status of DLD, ALD and CLD. The CLD is recommended to use for the automatic holdover to avoid re-triggering a holdover due to chattering on the LD. The register $0 \times 1 \mathrm{~A}[5: 0]$ defines the function of the LD.

The auto holdover function uses the LD pin comparator to sense the status of the LD pin. When the register $0 \times 1 D[3]=0$, the LD comparator is disabled and the LD pin is treated as always high by the automatic holdover function. When $0 \times 1 \mathrm{D}[3]=1$, the LD comparator is enabled and can be used for DLD, ALD and CLD.

The registers shown in Table are required to be set to use the automatic holdover function.

Table 23 Setting Automatic Holdover Function

| Register | Name | Description |
| :--- | :--- | :--- |
| $0 \times 18<6: 5>$ | Lock Detect Counter | Select PFD cycles to determine lock. |
| $0 \times 18[3]$ | Disable Digital Lock Detect | Set 0 to operate normally. |
| $0 \times 1 \mathrm{~A}[5: 0]$ | LD pin Control | Set $04 h$ to select Current source lock detect if <br> using the LD pin comparator. |
| $0 \times 1 \mathrm{D}[3]$ | External Holdover Control | Set 1 if using. When set 0 (disabled), the <br> automatic holdover function treats the LD pin <br> as always high. |
| $0 \times 1 \mathrm{~S}[1]$ | Holdover Enable the automatic holdover function. |  |
| $0 \times 1 \mathrm{D}[2][0]$ | Set 1 to enable holdover. |  |



Figure 19. Automatic Holdover

## Frequency Status Monitors

The AK8186B has a frequency status monitor to indicate if the REF1/2 and the VCO frequency below a threshold frequency. There are two threshold frequencies such as normal and extended for REF1/2. The VCO frequency is monitored at the output of the prescaler.

Table 24 Setting Frequency Status Monitors

| Monitored signal | Monitor Enable register | Minimum threshold frequency |  | Status indication register |
| :---: | :---: | :---: | :---: | :---: |
| VCO | $0 \times 1 \mathrm{~B}[7]=1$ | 0.5 MHz |  | 0x1F[3] |
| REF2 | $0 \times 1 \mathrm{~B}[6]=1$ | $\begin{array}{lll} \text { normal } & 0.5 \mathrm{MHz}(0 \times 1 \mathrm{~A}[6]=0) \\ \text { extended } & 4 \mathrm{kHz} & (0 \times 1 \mathrm{~A}[6]=1) \end{array}$ |  | 0x1F[2] |
| REF1 | $0 \times 1 \mathrm{~B}[5]=1$ |  |  | 0x1F[1] |

## CLOCK DISTRIBUTION

## VCO DIVIDER

The VCO divider provides frequency division between the internal VCO and the clock distribution section. The VCO divider can be set to divide by $2,3,4,5$ and 6 ( $0 \times 1$ E0[2:0]). The output of the VCO divider has $50 \%$ duty even though the division is 3 and 5 due to the duty cycle compensation circuit. VCO divider can be bypassed when using an external VCO/VCXO. When bypassed, the input duty through CLK/CLK pins is not compensated.

## Channel Dividers for LVPECL OUTPUTS

There are three channel dividers for LVPECL outputs. Each divider drives a pair of LVPECL outputs. The divider value Dx can be set 1 to 32 .
$D x: M+N+2 \quad(M, N: 0$ to $15, \quad D x=1$ when the bypass bit is set.)
Table 25 Registers for LVPECL Channel Divider 0,1 and 2

| Channel <br> Divider | Low Cycles <br> M | High Cycles <br> N | Bypass | LVPECL outputs |
| :---: | :---: | :---: | :---: | :---: |
| 0 | $0 \times 190[7: 4]$ | $0 \times 190[3: 0]$ | $0 \times 191[7]$ | OUT0, OUT1 |
| 1 | $0 \times 193[7: 4]$ | $0 \times 193[3: 0]$ | $0 \times 194[7]$ | OUT2, OUT3 |
| 2 | $0 \times 196[7: 4]$ | $0 \times 196[3: 0]$ | $0 \times 197[7]$ | OUT4, OUT5 |

The divider has the duty cycle correction. It always operates and outputs $50 \%$ duty clocks.

## Channel Dividers for LVDS/CMOS OUTPUTS

There are two channel dividers for LVDS/CMOS outputs. Each divider drives a pair of LVDS outputs(or two pair of CMOS outputs). The divider value Dx can be set 1 to 32 .
$D x: M+N+2 \quad(M, N: 0$ to $15, \quad D x=1$ when the bypass bit is set.)
Table 26 Registers for LVPECL Channel Divider 3 and 4

| Channel <br> Divider |  | Low Cycles <br> $M$ | High Cycles <br> $N$ | Bypass | LVDS/LVCMOS outputs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 3.1 | $0 \times 199[7: 4]$ | $0 \times 199[3: 0]$ | $0 \times 19 \mathrm{C}[4]$ | OUT6(A,B), OUT7(A,B) |
|  | 3.2 | $0 \times 19 \mathrm{~B}[7: 4]$ | $0 \times 19 \mathrm{~B}[3: 0]$ | $0 \times 19 \mathrm{C}[5]$ |  |
| 4 | 4.1 | $0 \times 19 \mathrm{E}[7: 4]$ | $0 \times 19 \mathrm{E}[3: 0]$ | $0 \times 1 \mathrm{~A} 1[4]$ | OUT8(A,B), OUT9(A,B) |
|  | 4.2 | $0 \times 1 \mathrm{A0}[7: 4]$ | $0 \times 1 \mathrm{A0}[3: 0]$ | $0 \times 1 \mathrm{~A} 1[5]$ |  |

The divider has the duty cycle correction. It always operates and outputs $50 \%$ duty clocks.

## Synchronizing the Outputs: SYNC FUNCTION

The AK8186B clock outputs can be synchronized to each other. The SYNC function starts to operate by the following conditions.

1) The $\overline{\text { SYNC }}$ pin is forced low and then released (Manual sync).
2) By setting and then resetting the soft sync bit $0 \times 230[0$ ]
3) After a VCO calibration is completed.

The channel divider output status depends on the register setting of the channel divider such as Bypass bit, NoSync bit, Force High bit, Start High bit and Phase offset bits.


Figure 20. SYNC timing
Sync function can be disabled by NOSYNC bit. When the NOSYNC bit is set to 1, the SYNC function is disabled.

Table 27 SYNC Disable on Channel Divider

| Channel <br> Divider | NOSYNC bit |
| :---: | :---: |
| 0 | $0 \times 191[6]$ |
| 1 | $0 \times 194[6]$ |
| 2 | $0 \times 197[6]$ |
| $3.1,3.2$ | $0 \times 19 \mathrm{C}[3]$ |
| $4.1,4.2$ | $0 \times 1 \mathrm{~A} 1[3]$ |

## Phase Offset

Each channel divider has a programmable phase offset function. Phase offset means a delay to rising edge of output clock from zero offset output. Two kinds of bits such as Start High bit and Phase Offset bits affect Total Phase Offset. The phase offset is effective when the SYNC function is invoked.

Table 28 Start High and Phase Offset Registers on Channel Divider

| Channel <br> Divider | Start High | Phase Offset |
| :---: | :---: | :---: |
| 0 | $0 \times 191[4]$ | $0 \times 191[3: 0]$ |
| 1 | $0 \times 194[4]$ | $0 \times 194[3: 0]$ |
| 2 | $0 \times 197[4]$ | $0 \times 197[3: 0]$ |
| 3.1 | $0 \times 19 \mathrm{C}[0]$ | $0 \times 19 \mathrm{~A}[3: 0]$ |
| 3.2 | $0 \times 19 \mathrm{C}[1]$ | $0 \times 19 \mathrm{~A}[7: 4]$ |
| 4.1 | $0 \times 1 \mathrm{~A} 1[0]$ | $0 \times 19 \mathrm{~F}[3: 0]$ |
| 4.2 | $0 \times 1 \mathrm{~A} 1[1]$ | $0 \times 19 \mathrm{~F}[7: 4]$ |

When the Start High bit $=1$, the default phase offset exists before the phase offset defined by the phase offset bits. The default phase offset varies depending on the divider ratio. When the divider is bypassed, the Default Offset is equal to zero.

```
Total Phase Offset = Default Phase Offset + Phase Offset bits
Default Phase Offset
    Start High bit \(=0\) : Zero
    Start High bit =1: Roundup(Divider Ratio/2) where Divider Ratio >=2
Example;
    Divider ratio \(=3\), Phase Offset bits \(=2\), then Default phase offset \(=2\)
    Total Phase Offset \(=2+2=4\) clock cycles
```

Figure 21, 22 shows how those offsets work.


Figure 21. Channel Divider Phase Offset with Start High bit $=0$ (Start Low)


Figure 22 Channel Divider Phase Offset with Start High bit = 1 (Start High)

## AK8186B

## LVPECL OUTPUTS : OUT0 to OUT5

The AK8186B has three pair of LVPECL buffers. Each pair has dedicated VDD supply pin, VDD_LVPECL, allowing for a separate power supply to be used. VDD_LVPECL can be from 2.5 V to 3.3 V .

Table 29 LVPECL OUTPUTS Control Register

| Control Item | Register |
| :--- | :--- |
| Invert Polarity | 0xF0 to F5 [4] |
| Differential Voltage | 0xF0 to F5 [3:2] |
| Power down* | 0xF0 to F5 [1:0] |

*)LVPECL outputs Hi-Z.
There are two modes of power down.

- Partial power down
- Power down

In Partial power down, an output stage is off but a differential input stage is on.


Figure 23. LVPECL Equivalent Circuit

## LVDS/CMOS OUTPUTS : OUT6 to OUT9

OUT6 to OUT9 can be configured as an LVDS output or a pair of CMOS outputs.

Table 30 LVDS/CMOS outputs control register

| Control Item | Register |
| :--- | :--- |
| Output Polarity | $0 \times 140$ to $143[7: 5]$ |
| CMOS B turn on/off | $0 \times 140$ to $143[4]$ |
| Select LVDS/CMOS | $0 \times 140$ to $143[3]$ |
| LVDS Output Current | $0 \times 140$ to $143[2: 1]$ |
| Power down* | $0 \times 140$ to $143[0]$ |

*)LVDS outputs Hi-Z. CMOS outputs Low.


Figure 24. LVDS/CMOS Equivalent Circuit

AK8186B

## RESET

The AK8186B has three types of reset as below.

1) Power-on reset
2) Asynchronous reset by $\overline{\text { RESET }}$ pin
3) Soft Reset by 0x00[5]

## Power-on reset (POR)

At power on, an internal power-on reset signal is generated which initializes the register to the default settings. Note that the AK8186B does not execute the SYNC operation after power-on reset. To synchronize the clock outputs by SYNC function after power-up, SYNC_B pin must be released more than $0.5 \mu \mathrm{~s}$ after starting a VCO calibration.


Figure 25. Recommended Power-up Sequence

## Asynchronous reset by $\overline{\text { RESET }}$ pin

When the $\overline{\text { RESET }}$ pin is asserted, the AK8186B is immediately initialized to the default settings.

## Soft reset by 0x00[5]

When the Soft reset bits $0 \times 00[5]$ and [2] are set to 1 , the AK8186B is immediately initialized to the default settings except the Soft reset bits without setting the update register $0 \times 232[0]$ to 1 . Both soft reset bits must be cleared by setting 0 since they are not self-cleaning bits.

## AK8186B

## POWER DOWN MODES

The AK8186B has two modes of power down.

1) Chip power down
2) Block power down (PLL, REF1/2, VCO, VCO divider, CLK Input, OUT0 to 9)

## Chip Power Down by PDn pin

Operation : Puts all the blocks except the bias to the analog block into power down mode.
Condition : PDn pin is asserted low
Operation Timing : immediately
Note : The registers are not reset. Serial Control Port is active. If the AK8186B clock outputs must be synchronized to each other, a SYNC is required upon exiting power down (see the SYNCHRONIZING THE OUTPUTS - SYNC FUNCTION). A VCO calibration is not required when exiting power down.

## PLL Power Down

Operation : The PLL goes into power-down.
Condition $:$ Write $0 \times 10[1: 0]=01 b$ or $11 b$, then updates the register $(0 \times 232[0]=1 b)$.
Operation Timing :
Asychronous power-down mode : $0 \times 10[1: 0]=01 \mathrm{~b}$
immediately after the register update is executed.
Synchronous power-down mode : 0x10[1:0] = 11b synchronized with the up/down signal for the CP after the register update is executed.
This is for preventing the unwanted frequency jumps.

## REF1, REF2 Power Down

Operation : The REF1and/or REF2 goes into power-down.
Condition : REF1: Write $0 \times 1 \mathrm{C}[1]=0 \mathrm{~b}$, then updates the register ( $0 \times 232[0]=1 \mathrm{~b}$ ). REF2: Write $0 \times 1 \mathrm{C}[2]=0 \mathrm{~b}$, then updates the register ( $0 \times 232[0]=1 \mathrm{~b}$ ).
Operation Timing : immediately after the register update is executed.
Note : The REF1/REF2 can not be powered down when Automatic Switchover is active.

## VCO and CLK Input Power Down

Operation : The VCO, VCO divider and CLK input section can be power down by $0 \times 1 \mathrm{E} 1[4: 1]$..
Condition : Set $0 x 1 E 1[4: 1]$ to the adequate value depending on your need, then updates the register ( $0 \times 232[0]=1 b$ ). See the register map function description of VCO, VCO divider and CLK Input register (0x1E1).
Operation Timing : immediately after the register update is executed.

## Distribution Power Down

Operation : All of output buffers go into power-down.
Condition : Write $0 \times 230[1]=1 b$, then updates the register ( $0 \times 232[0]=1 b$ ).
Operation Timing : immediately after the register update is executed.

## Individual Clock Output Power Down (OUTO to OUT9)

Operation : Any of the clock outputs goes into power-down.
Condition : Write the appropriate registers below, then updates the register ( $0 \times 232[0]=1 b)$.
Operation Timing : immediately after the register update is executed.
Table 31 Power down register for OUTPUTS

| Output | Port | Register |
| :---: | :---: | :---: |
| LVPECL | OUT0 | $0 \times F 0[1: 0]$ |
|  | OUT1 | $0 \times F 1[1: 0]$ |
|  | OUT2 | $0 \times F 2[1: 0]$ |
|  | OUT3 | $0 \times F 3[1: 0]$ |
|  | OUT4 | $0 \times F 4[1: 0]$ |
|  | OUT5 | $0 \times F 5[1: 0]$ |
| LVDS/ | OUT6 | $0 \times 140[0]$ |
| CMOS | OUT7 | $0 \times 141[0]$ |
|  | OUT8 | $0 \times 142[0]$ |
|  | OUT9 | $0 \times 143[0]$ |

## SERIAL CONTROL PORT

The AK8186B has a 3 or 4-wire serial control port which is compatible with both the Motorola SPI ${ }^{\circledR}$ and Intel $\mathrm{SSR}^{\circledR}$ protocols. The function of the serial control port is as follows.

- Read/write access to all registers
- Single/Multiple byte access
- MSB/LSB first transfer format
- Data output on SDIO pin (3-wire access: default) or SDO pin (4-wire access)
- Long instruction only (16 bits)


## SERIAL CONTROL PORT PIN DESCRIPTIONS



Figure 26. Serial Control Port

Table 32 Serial Control Port Pin Descriptions

| Pin No. | Pin Name | Descriptions |
| :---: | :--- | :--- |
| 16 | SCLK | Serial Clock Input. <br> Write data bits are sampled at the rising edge of this clock. <br> Read data bits are sampled at the falling edge of this clock. <br> Pulled down by an internal $30 \mathrm{k} \Omega$ resistor. |
| 17 | $\overline{\mathrm{CS}}$ | Chip Select. An active low input. <br> When $\overline{\mathrm{CS}=\text { =low, read } / \text { write access is allowed. }}$ <br> When $\overline{\mathrm{CS}=h i g h, ~ S D I O ~ a n d ~ S D O ~ b e c o m e ~ h i g h ~ i m p e d a n c e . ~}$ <br> Pulled up by an internal 30k $\Omega$ resistor. |
| 21 | SDO | Serial Data Output. <br> Used only in the unidirectional mode (0x00[7]=1,[0]=1). |
| 22 | SDIO | Serial Data Input/Output. <br> When $0 \times 00[7]=0,[0]=0$, this works in the bidirectional mode. <br> When $0 \times 00[7]=1,[0]=1$, this works in the unidirectional mode. |

## GENERAL DESCRIPTION OF SERIAL CONTROL PORT

The following section describes the function of the serial control port.

## Communication Cycle

Serial communication cycle consists of two parts. The first one is a 16-bit instruction section. The second one is a data section. Multibyte data can be transferred.

SDIO


Figure 27. Serial Port Communication Cycle

AK8186B
Since the AK8186B supports only the long instruction (16 bits) mode, the register 0x00[4:3] must be 11 b .

## The Instruction Word (16 bits)

The instruction consists of 3 parts; Read/Write command, Byte to transfer and Address. See below.

MSB LSB

| I 15 | I 14 | I 13 | I 12 | I 11 | I 10 | 19 | I 8 | I 7 | I 6 | I 5 | I 4 | I 3 | I 2 | I 1 | I |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R} / \overline{\mathrm{W}}$ | W 1 | W 0 | $\mathrm{~A} 12=0$ | $\mathrm{~A} 11=0$ | $\mathrm{~A} 10=0$ | A9 | A 8 | A 7 | A 6 | A 5 | A 4 | A 3 | A 2 | A 1 | A 0 |

Figure 28. 16-bit Instruction Word

Table 33 16-bit Instruction Word

| Bit | Name | Description |
| :--- | :--- | :--- |
| $I 15$ | R/ $\bar{W}$ | Read or Write |
| $I 14-I 13$ | W1-W0 | Length of a transfer in bytes (See Table 34) |
| $I 12-I 0$ | A12-A0 | Address <br> For multibyte transfers, this address is the starting byte address. |

Table 34 Byte Transfer Count

| W1 | W0 | Byte to transfer |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 3 |
| 1 | 1 | Streaming mode |

Streaming mode is to transfer more than three bytes. It does not skip over reserved or blank registers.

## WRITE

When $115=0$, write operation is executed. The timing chart of 2-byte data write is shown below. Write data is sampled at the rising edge of SCLK.


Figure 29. Serial Contorl Port - WRITE - MSB First

## Write in Streaming mode

When data is transferred in streaming mode, the reserved and blank registers are not skipped over. Any data written to those registers does not affect the operation of the AK8186B.

## Update Register

The serial control port has a two-step registers. It consists of a buffer register and an active register.
When data is transferred to the serial control port, the data is written into the buffer register. At this point, the written data is not active. To make this data active, an update register operation is needed. When set $0 \times 232[0]=1$, the data in the buffer register is transferred to the active register. This is called "update register" and makes the data active. Any number of data can be written into the buffer register before executing the update register. $0 \times 232[0]$ is self-clear bit register.

AK8186B


Figure 30. Buffer/Active Register
The serial control port configuration registers of $0 \times 00$ and $0 \times 04$ does not require the update register. The written data is immediately effective.

## READ

When $115=1$, read operation is executed. The timing chart of 3 -byte data read is shown below. Read data is valid at the falling edge of SCLK.


Figure 31. Serial Control Port - READ - MSB First
The serial control port can read back the data in the buffer registers or in the active registers. $0 \times 04[0]$ selects which register is read.


Readback of the buffer registers or the active registers

Figure 32. Readback Registers

## Read in Streaming mode

When data is transferred in streaming mode, the reserved and blank registers are not skipped over.

## Bidirectional/Unidirectional mode

By default, the serial control port operates in the bidirectional mode. Both write data and readback data are transferred on the SDIO pin. In unidirectional mode, the readback data is on the SDO pin. 0x00[7][0] enables the SDO pin.

## BUS STALLING IN READ/WRITE ACCESS

AK8186B
When 1, 2 or 3-byte transfer, but not streaming, $\overline{\mathrm{CS}}$ can rise up on boundary of every data byte to stall the bus. While $\overline{\mathrm{CS}}$ is high, read/write operation is suspended and the state machine of the serial control port stays in wait state. The operation resumes after $\overline{\mathrm{CS}}$ goes down.


Figure 33. Bus Stalling
If the system gets out of the wait state, the state machine should be reset by the following procedure.
Return $\overline{\mathrm{CS}}$ low and complete the transfer of remained data.
Return $\overline{\mathrm{CS}}$ low for at least one complete SCLK cycle (but less than 8 cycles).
If $\overline{\mathrm{CS}}$ goes high on non-boundary area, the read/write access is immediately cancelled.

## MSB/LSB FIRST TRANSFERS

The AK8186B serial control port transfer the data by MSB first or LSB first. 0x00[6][1] selects one of which. Default is MSB first.

## MSB first

The instruction and data are transferred from MSB. When the AK8186B executes multibyte access, the address included in the instruction is the start address. Address decrements at every data byte access.


Figure 34. MSB First Transfers

LSB first
The instruction and data are transferred from LSB. When the AK8186B executes multibyte access, the address included in the instruction is the start address. Address increments at every data byte access.


Figure 35. LSB First Transfers
In both MSB and LSB first modes, streaming mode stops at the address of $0 \times 232$. Note that the reserved and blank registers are not skipped.

Table 35 Stop Sequence in Streaming mode

| Mode | Address Direction | Stop Sequence |
| :--- | :--- | :--- |
| LSB first | Increment | $0 \times 230,0 \times 231,0 \times 232$, Stop |
| MSB first | Decrement | $0 \times 001,0 \times 000,0 \times 232$, Stop |

The serial control port is configured by the register $0 \times 00[7: 4]$. $0 \times 00[3: 0]$ should be mirrored to $0 \times 00[7: 4]$. This makes it no matter whether the data is written from MSB or LSB.

AK8186B

## REGISTER MAP

| Addr (HEX) | Parameter | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Control Port |  |  |  |  |  |  |  |  |  |  |
| 00 | Serial Port Configuration | SDO Active | $\begin{aligned} & \text { LSB } \\ & \text { First } \end{aligned}$ | Soft <br> Reset | Long Instruction | Long Instruction | Soft <br> Reset | $\begin{aligned} & \text { Lirst } \\ & \hline \end{aligned}$ | SDO <br> Active | 18 |
| 01 |  | Blank |  |  |  |  |  |  |  |  |
| 02 |  | Reserved |  |  |  |  |  |  |  |  |
| 03 |  | Part ID (read only) |  |  |  |  |  |  |  | 43 |
| 04 | Read Back Control | Blank |  |  |  |  |  |  | Read Back Active Registers | 00 |
| PLL |  |  |  |  |  |  |  |  |  |  |
| 10 | PFD \& CP | PFD Polarity |  | ge Pump Cur |  | Charge | p Mode | PLL Po | Down | 7 D |
| 11 | R Counter | 14-bit R Divider Bits<7:0> |  |  |  |  |  |  |  | 01 |
| 12 |  | Blank |  | 14-bit R Divider Bits<13:8> |  |  |  |  |  | 00 |
| 13 | A Counter | Blank |  | 6 -bit A counter |  |  |  |  |  | 00 |
| 14 | B Counter | 13-bit B counter Bits<7:0> |  |  |  |  |  |  |  | 03 |
| 15 |  | Blank |  |  | 13-bit B counter Bits<12:8> |  |  |  |  | 00 |
| 16 | PLL Control 1 | Set CP Pin To VDD/2 | Reset R Counter | Reset A\&B Counters | Reset All Counters | B Counter Bypass | Prescaler P |  |  | 06 |
| 17 | PLL Control 2 | STATUS Pin Control |  |  |  |  |  | Reserved |  | 00 |
| 18 | PLL Control 3 | Reserved | Lock Detect Counter |  | Digital Lock Detect Window | Disable Digital Lock Detect | VCO Calibration Divider |  | $\begin{aligned} & \text { VCO Cal } \\ & \text { Now } \end{aligned}$ | 06 |
| 19 | PLL Control 4 | R,A,B Counters $\overline{\text { SYNC }}$ |  | Reserved |  |  | Reserved |  |  | 00 |
| 1A | PLL Control 5 | Reserved | Reference Frequency Monitor Threshold | LD Pin Control |  |  |  |  |  | 00 |
| 1B | PLL Control 6 | VCO <br> Frequency Monitor | REF2 <br> Frequency Monitor | $\begin{gathered} \text { REF1 } \\ \text { Frequency } \\ \text { Monitor } \end{gathered}$ Monitor | REFMON Pin Control |  |  |  |  | 00 |
| 1C | PLL Control 7 | Blank | Select REF2 | $\begin{gathered} \text { Use } \\ \text { REF }{ }_{\text {Pin }}^{\text {PEL }} \end{gathered}$ | Automatic Reference Switchover | Stay on REF2 | REF2 <br> Power On | $\begin{gathered} \text { REF1 } \\ \text { Power On } \end{gathered}$ | Differential Reference | 00 |
| 1D | PLL Control 8 | Reserved |  |  | $\begin{aligned} & \text { PLL Status } \\ & \text { Register } \\ & \text { Disable } \end{aligned}$ | $\begin{gathered} \text { LD Pin } \\ \text { Comparator } \\ \text { Enable } \end{gathered}$ | Holdover Enable | External Holdover Control | Holdover Enable | 00 |
| 1E | PLL Control 9 | Reserved |  |  |  |  |  |  |  | 00 |
| 1F | PLL <br> Readback | Reserved | VCO Cal Finished | Holdover Active | REF2 Selected | VCO Frequency Threshold | REF2 Frequency Threshold | REF1 <br> Frequency Threshold | Digital Lock Detect | -- |
| $\begin{gathered} 20 \text { to } \\ 4 \mathrm{~F} \\ \hline \end{gathered}$ |  | Blank |  |  |  |  |  |  |  |  |


| $\begin{aligned} & \text { Addr } \\ & \text { (HEX) } \end{aligned}$ | Parameter | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 |  | Blank |  |  |  |  |  |  | Reserved | 01 |
| A1 |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| A2 |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| A3 |  | Blank |  |  |  |  |  |  | Reserved | 01 |
| A4 |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| A5 |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| A6 |  | Blank |  |  |  |  |  |  | Reserved | 01 |
| A7 |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| A8 |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| A9 |  | Blank |  |  |  |  |  |  | Reserved | 01 |
| AA |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| AB |  | Blank |  | Reserved |  |  |  |  |  | 00 |
| AC to EF |  | Blank |  |  |  |  |  |  |  |  |
| LVPECL Outputs |  |  |  |  |  |  |  |  |  |  |
| F0 | OUTO | Blank |  |  | OUTO Invert | OUTO LVPECL Differential Voltage |  | OUT0 Power-Down |  | 08 |
| F1 | OUT2 | Blank |  |  | OUT1 Invert | OUT1 LVPECL Differential Voltage |  | OUT1 Power-Down |  | OA |
| F2 | OUT2 | Blank |  |  | OUT2 Invert | OUT2 LVPECL Differential Voltage |  | OUT2 Power-Down |  | 08 |
| F3 | OUT3 | Blank |  |  | OUT3 Invert | OUT3 LVPECL Differential Voltage |  | OUT3 Power-Down |  | OA |
| F4 | OUT4 | Blank |  |  | OUT4 Invert | OUT4 LVPECL Differential Voltage |  | OUT4 Power-Down |  | 08 |
| F5 | OUT5 | Blank |  |  | OUT5 Invert | OUT5 LVPECL Differential Voltage |  | OUT5 Power-Down |  | OA |
| $\begin{gathered} \mathrm{F} 6-13 \\ \mathrm{~F} \\ \hline \end{gathered}$ |  | Blank |  |  |  |  |  |  |  |  |
| LVDS/CMOS Outputs |  |  |  |  |  |  |  |  |  |  |
| 140 | OUT6 | OUT6 CMOS Output Polarity |  |  | $\begin{aligned} & \text { OUT6 } \\ & \text { CMOS B } \end{aligned}$ | OUT6 Select LVDS/CMOS | OUT6 LVDS Output Current |  | OUT6 <br> Power-Down | 42 |
| 141 | OUT7 | $\underset{\text { Polarity }}{\text { OUT7 CMOS Output }}$ |  | OUT7 LVDS/CMOS Output Polarity OUT8 | $\begin{aligned} & \text { OUT7 } \\ & \text { CMOS B } \end{aligned}$ | OUT7 Select LVDS/CMOS |  |  | OUT7 <br> Power-Down | 43 |
| 142 | OUT8 | OUT8 CMOS Output Polarity |  | OUT8 <br> LVDS/CMOS <br> Output <br> Polarity | $\begin{aligned} & \text { OUT8 } \\ & \text { CMOS B } \end{aligned}$ | OUT8 Select LVDS/CMOS |  |  | OUT8 <br> Power-Down | 42 |
| 143 | OUT6 | OUT9 CMOS Output Polarity |  | OUT9 LVDS/CMOS Output Polarity | $\begin{aligned} & \text { OUT9 } \\ & \text { CMOS B } \end{aligned}$ | OUT9 Select LVDS/CMOS |  | utput | OUT9 <br> Power-Down | 43 |
| $\begin{gathered} 144-1 \\ 8 \mathrm{~F} \\ \hline \end{gathered}$ |  | Blank |  |  |  |  |  |  |  |  |
| LVPECL Channel Dividers |  |  |  |  |  |  |  |  |  |  |
| 190 | Divider 0 (PECL) | Divider 0 Low Cycles |  |  |  | Divider 0 High Cycles |  |  |  | 00 |
| 191 |  | Divider 0 Bypass | Divider 0 <br> No Sync | Divider 0 Force High | $\begin{aligned} & \text { Divider } 0 \\ & \text { Start High } \end{aligned}$ | Divider 0 Phase Offset |  |  |  | 80 |
| 192 |  | Blank |  | Reserved |  |  |  | Reserved |  | 00 |
| 193 | Divider 1 <br> (PECL) | Divider 1 Low Cycles |  |  |  | Divider 1 High Cycles |  |  |  | BB |
| 194 |  | Divider 1 Bypass | Divider 1 No Sync | Divider 1 Force High | Divider 1 Start High | Divider 1 Phase Offset |  |  |  | 00 |
| 195 |  | Blank |  | Reserved |  |  |  | Reserved |  | 00 |
| 196 | Divider 2 <br> (PECL) | Divider 2 Low Cycles |  |  |  | Divider 2 High Cycles |  |  |  | 00 |
| 197 |  | Divider 2 <br> Bypass Divider 2 <br> No Sync |  | Divider 2 Force High | $\begin{gathered} \hline \text { Divider 2 } \\ \text { Start High } \end{gathered}$ | Divider 2 Phase Offset |  |  |  | 00 |
| 198 |  | Blank |  | Reserved |  |  |  | Reserved |  | 00 |

AK8186B

| $\begin{aligned} & \text { Addr } \\ & \text { (HEX) } \end{aligned}$ | Parameter | Bit 7 Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Default Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS/CMOS Channel Dividers |  |  |  |  |  |  |  |  |  |
| 199 | Divider 3 (LVDS/CMO S) | Low Cycles Divider 3.1 |  |  | High Cycle Divider 3.1 |  |  |  | 22 |
| 19A |  | Phase Offset Divider 3.2 |  |  | Phase Offset Divider 3.1 |  |  |  | 00 |
| 19B |  | Low Cycles Divider 3.2 |  |  | High Cycles Divider 3.2 |  |  |  | 11 |
| 19C |  | Reserved | Bypass Divider3. 2 | Bypass Divider 3.1 | Divider 3 No Sync | Divider 3 Force High | Start High Divider 3.2 | Start High Divider 3.1 | 00 |
| 19D |  | Blank |  |  | Reserved |  |  | Reserved | 00 |
| 19E | $\begin{aligned} & \text { Divider } 4 \\ & \text { (LVDS/CMO } \end{aligned}$S) | Low Cycles Divider 4.1 |  |  | High Cycle Divider 4.1 |  |  |  | 22 |
| 19F |  | Phase Offset Divider 4.2 |  |  | Phase Offset Divider 4.1 |  |  |  | 00 |
| 1A0 |  | Low Cycles Divider 4.2 |  |  | High Cycles Divider 4.2 |  |  |  | 11 |
| 1A1 |  | Reserved | Bypass Divider4.2 | Bypass Divider 4.1 | Divider 4 No Sync | Divider 4 Force High | Start High Divider 4.2 | Start High Divider 4.1 | 00 |
| 1A2 |  | Blank | Reserved |  |  |  |  | Reserved | 00 |
| 1A3 |  | Reserved |  |  |  |  |  |  |  |
| $\begin{gathered} \hline \text { 1A4 } \\ \text { to } \\ \text { 1DF } \end{gathered}$ |  | Blank |  |  |  |  |  |  |  |
| VCO Divider and CLK Input |  |  |  |  |  |  |  |  |  |
| 1E0 | VCO Divider | Blank |  |  | Reserved | vCO Divider |  |  | 02 |
| 1E1 | Input CLKs | Reserved |  | Power-Down Clock Input Section | Power-Down VCO clock interface | Power-down VCO \& CLK | $\begin{aligned} & \text { Select VCO } \\ & \text { or CLK } \end{aligned}$ | Bypass VCO Divider | 00 |
| $\begin{gathered} \hline \text { 1E2 } \\ \text { to } \\ 22 \mathrm{~A} \\ \hline \end{gathered}$ |  | Blank |  |  |  |  |  |  |  |
| System |  |  |  |  |  |  |  |  |  |
| 230 | Power Down and Sync. | Reserved |  |  |  | Power-Down Sync | Power-Down Distribution | Soft Sync | 00 |
| 231 |  | Blank |  |  | Reserved |  |  |  | 00 |
| Update All Registers |  |  |  |  |  |  |  |  |  |
| 232 | Update all Registers | Blank |  |  |  |  |  | Update All Registers | 00 |

## REGISTER MAP FUNCTION DESCRIPTIONS

## Serial Port Configuration

| $\begin{array}{\|c\|} \hline \begin{array}{c} \text { Register } \\ \text { Address } \\ \text { (Hex) } \end{array} \\ \hline \end{array}$ | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x000 | 7 | SDO Active | Selects unidirectional or bidirectional data transfer mode. <br> 0 : Bidirectional mode: (default) <br> SDIO pin used for write and read; SDO set high impedance. <br> 1: Unidirectional mode: <br> SDO pin used for read; SDIO pin used for write. |
|  | 6 | LSB First | MSB or LSB data orientation <br> 0: data-oriented MSB first: addressing decrements. (default) <br> 1: data-oriented LSB first: addressing increments. |
|  | 5 | Soft Reset | Soft Reset <br> 1: Soft Rest (not self-clearing); restores default values to internal registers. Must be cleared to " 0 " to complete operation. |
|  | 4 | Long Instruction | Should be always "1": 16bit instruction(long). |
|  | 3:0 | Mirror[7:4] | Bit[3:0] should be always mirror [7:4] so that it does not matter whether the part is in MSB or LSB first mode( see Register 0x00[6]). User should set bits as follows. $\begin{aligned} & {[0]=[7]} \\ & {[1]=[6]} \\ & {[2]=[5]} \\ & {[3]=[4]} \end{aligned}$ |
| 0x003 | 7:0 | Part ID | Part ID of the AK8186B. (read only) AK8186B: 0x43 |
| 0x004 | 0 | Read Back Active Reg. | Select register bank used for read back. 0 : read back buffer registers (default) 1: read back active registers |

AK8186B
PLL Configuration

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x010 | 7 | PFD Polarity | Sets the PFD Polarity. The on-chip VCO requires positive polarity. <br> 0 : Positive ; higher control voltage produces higher frequency (default) <br> 1 : Negative; higher control voltage produces lower frequency |
|  | 6:4 | CP Current |  |
|  | 3:2 | CP Mode | Charge pump operating mode.  <br> [3:2] Charge pump mode <br> 00 High impedance state <br> 0 1 <br> 10 Force source current (pump up) <br> 10 Force sink current(pump down) <br> 11 Normal operation. (default) |
|  | 1:0 | PLL <br> Power Down | PLL operating mode.  <br> $[1: 0]$ PLL Mode <br> 00 Normal operation. <br> 0 1 <br> 10 Asynchronous power-down. (default) <br> 11 Normal operation. <br> 11 Synchronous power-down. |
| 0x011 | 7:0 | 14-Bit R Divider Bits[7:0] (LSB) | R divider LSBs, lower eight bits (default=0x01). |
| 0x012 | 5:0 | 14-Bit R Divider Bits[13:8] (MSB) | $R$ divider MSBs, upper six bits (default=0x00). |
| 0x013 | 5:0 | 6-Bit A Counter | A counter (part of N divider) (default $=0 \times 00$ ). |
| 0x014 | 7:0 | 13-Bit B Counter Bits[7:0] | B counter (part of N divider). Lower eight bits (default=0x03). |
| 0x015 | 4:0 | 13-Bit B Counter Bits[12:8] | B counter (part of N divider). Upper eight bits (default=0x00). |
| 0x016 | 7 | Set CP pin <br> To VDD/2 | Sets the CP pin to one-half of the VDD supply voltage. <br> 0 : CP normal operation (default). <br> 1: CP pin set to VDD/2. |
|  | 6 | Rest R Counters | Resets $R$ counter ( R divider) 0 : normal (default) <br> 1 : reset R counter. |



AK8186B

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x017 | 7:2 | STATUS <br> Pin Control |  |
| 0x018 | 6:5 | Lock Detect Counter | [6:5] PFD Cycles Determine Lock <br> 00 5 (default) <br> 01 16 <br> 10 64 <br> 11 255 |
|  | 4 | Digital Lock Detect Window | Digital Lock Detect Window Size    <br>  Lock Unlock  <br> 0 : High Range 7.5 ns 15 ns (default) <br> 1: Low Range 3.5 ns 7 ns  |


| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| $0 \times 018$ | 3 | Disable DLD | Digital Lock Detect operation 0 : normal lock detect operation (default) 1: disable lock detect |
|  | 2:1 | VCO Cal Divider | VCO Calibration Divider. Divider used to generate the VCO calibration clock from the PLL reference clock. |
|  | 0 | VCO Cal Now | Bit used to initiate the VCO calibration. This bit must be toggled from 0 to 1 in the active registers. The sequence to initiate a calibration is: program to 0 , followed by an update bit(Register 0x232[0]),; then programmed to 1, followed by another update bit(Register 0x232[0]). This sequence gives complete control over when the VCO calibration occurs relative to the programming of other registers that can impact the calibration. |
| 0x019 | 7:6 | R,A,B <br> Counters SYNC Pin RESET | [7:6] Action <br> 00 Do nothing on $\overline{\text { SYNC }}$ (default) <br> 01 Asynchronous reset <br> 10 Synchronous reset <br> 11 Do nothing on $\overline{\text { SYNC }}$ |
| 0x01A | 6 | Reference <br> Frequency <br> Monitor <br> Threshold | Sets the reference (REF1/REF2) frequency monitor's detection threshold frequency. This does not affect the VCO frequency monitor's detection threshold. See Table 16: REF1, REF2 and VCO Frequency Status Monitor parameter. <br> 0 : frequency valid if frequency is above the higher frequency threshold (default). <br> 1: frequency valid if frequency is above the lower frequency threshold. |

AK8186B


| Register Address (Hex) | Bit(s) | Name |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 0x01B | 7 | VCO Frequency <br> Monitor | ```Enable or disable VCO frequency monitor. 0: disable VCO frequency monitor (default). 1: enable VCO frequency monitor.``` |  |
|  | 6 | REF2(REFINn) Frequency Monitor | ```Enable or disable REF2 frequency monitor. 0: disable REF2 frequency monitor (default). 1: enable REF2 frequency monitor.``` |  |
|  | 5 | REF1(REFIN) Frequency Monitor | ```Enable or disable REF1(REFIN) frequency monitor. 0: disable REF1 (REFIN) frequency monitor (default). 1: enable REF1 (REFIN) frequency monitor.``` |  |
|  | 4:0 | REFMON Pin Control | [4:3:2:1:0] Signals | Signal at REFMON Pin |
|  |  |  | 00000 LVL | Ground(dc) (default). |
|  |  |  | 00001 DYN | REF1 clock |
|  |  |  | 00010 DYN | REF2 clock (N/A differential mode) |
|  |  |  | 00011 DYN | Selected reference to PLL |
|  |  |  | 00100 DYN | Unselected reference to PLL |
|  |  |  | 00101 LVL | Status of selected reference |
|  |  |  | 00110 LVL | Status of unselected reference |
|  |  |  | 00111 LVL | Status REF1 frequency.(active high) |
|  |  |  | 01000 LVL | Status REF2 frequency.(active high) |
|  |  |  | 01001 LVL | (Status REF1 Freq.) AND (Status REF2 Freq.) |
|  |  |  | 01010 LVL | (DLD) AND (Status of selected reference) AND (status of VCO) |
|  |  |  | 01011 LVL | Status of VCO Frequency (Active high) |
|  |  |  | 01100 LVL | Selected reference (Low=REF1,High=REF2) |
|  |  |  | 01101 LVL | Digital Lock Detect(DLD): Active High |
|  |  |  | 01110 LVL | Holdover active(active high) |
|  |  |  | 01111 LVL | LD Pin comparator output(Active high) |
|  |  |  | 10000 LVL | VDD (PLL supply) |
|  |  |  | 10001 DYN | (REF1 Clock)n |
|  |  |  | 10010 DYN | (REF2 Clock)n |
|  |  |  | 10011 DYN | (Selected reference to PLL)n |
|  |  |  | 10100 DYN | (Unselected reference to PLL)n |
|  |  |  | 10101 LVL | Status of selected reference: active low |
|  |  |  | 10110 LVL | Status of unselected reference: active low |
|  |  |  | 10111 LVL | Status of REF1 frequency(active low) |
|  |  |  | 11000 LVL | Status of REF2 frequency(active low) |
|  |  |  | 11001 LVL | ((Status REF1 Freq.) AND (Status REF2 Freq.))n |
|  |  |  | 11010 LVL | ((DLD) AND (Status of selected reference) |
|  |  |  | 11011 LVL | Status of VCO Frequency (Active low) |
|  |  |  | 11100 LVL | Selected reference (Low=REF2,High=REF1). |
|  |  |  | 11101 LVL | Digital Lock Detect(DLD): Active Low |
|  |  |  | 11110 LVL | Holdover active(active low) |
|  |  |  | 11111 LVL | LD Pin comparator output(Active low) |

AK8186B

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x01C | 6 | Select REF2 | If Register $0 \times 1 \mathrm{C}[5]=0$, select reference for PLL. <br> 0 : select REF1 (default) <br> 1: select REF2 |
|  | 5 | Use REF_SEL Pin | If Register $0 \times 1 \mathrm{C}[4]=0$, set method of PLL reference selection. 0 : use Register 0x1C[6] (default). <br> 1: use REF_SEL pin. |
|  | 4 | Automatic Reference Switchover | Automatic or manual reference selection switchover. Single-ended reference mode must be selected by Register $0 \times 1 \mathrm{C}[0]=0$. <br> 0 : manual reference switchover (default). <br> 1: automatic reference switchover. |
|  | 3 | Stay on REF2 | Stays on REF2 after switchover 0: return to REF1 automatically when REF1 status good again (default). 1: stay on REF2 after switchover. Do not automatically return to REF1. |
|  | 2 | REF2 <br> Power On | When automatic reference switchover is disabled, this bit returns the REF2 power on. <br> 0 : REF2 Power off (default). <br> 1: REF2 Power on. |
|  | 1 | REF1 <br> Power On | When automatic reference switchover is disabled, this bit returns the REF1 power on. <br> 0 : REF1 Power off (default). <br> 1: REF1 Power on. |
|  | 0 | Differential Reference | Selects the PLL reference mode, differential or single-ended. Single-ended must be selected for the automatic switchover or REF1 and REF2 to work. <br> 0 : single-ended reference mode (default). <br> 1: differential reference mode. |


| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x01D | 4 | PLL Status Register Disable | Disable the PLL status register read-back. <br> 0 : enable (default) <br> 1: disable |
|  | 3 | LD Pin <br> Comparator <br> Enable | Enable the LD pin voltage comparator, This function is used with the LP pin current source lock detect mode. When in the automatic holdover mode, this enables the use of the voltage on the LD pin to determine if the PLL was previously in a locked state. Otherwise, this can be used with the REFMON and STATUS pins to monitor the voltage on this PIN. <br> 0 : disable (default) <br> 1: enable |
|  | 2 | Holdover <br> Enable | Along with[0] enables the holdover function. 0 : holdover disabled (default) <br> 1: holdover enabled |
|  | 1 | Manual <br> Holdover <br> Control | Enable the manual hold control through the $\overline{\text { SYNC }}$ pin. (This disables the automatic holdover mode.) <br> 0: automatic holdover mode-holdover controlled by automatic holdover circuit. (default) <br> 1: manual holdover mode-holdover controlled by $\overline{\text { SYNC }}$ pin. |
|  | 0 | Holdover Enable | Analog with[2] enables the holdover function. 0 : holdover disabled (default) <br> 1: holdover enabled |


| AK8186B |  |  |  |
| :---: | :---: | :---: | :---: |
| Register Address (Hex) | Bit(s) | Name | Description |
| 0x01F | 6 | vCO Cal <br> Finished | Read-only register: status of the VCO calibration. <br> 0: VCO calibration not finished <br> 1: VCO calibration finished |
|  | 5 | Holdover Active | Read-only register: indicates if the part is in the holdover state( see Fig.19). This is not same as holdover enable. <br> 0 : not in holdover. <br> 1: holdover state active. |
|  | 4 | REF2 <br> Selected | Read-only register: indicates which PLL reference is selected as the input to PLL. <br> 0 : REF1 selected (or differential reference if in differential mode.) <br> 1: REF2 selected. |
|  | 3 | VCO <br> Frequency <br> > Threshold | Read-only register: indicates if the VCO frequency is greater than the threshold (see Table 16, REF1, REF2, and VCO Frequency Status Monitor.). <br> 0 : VCO frequency is less than threshold frequency. <br> 1: VCO frequency greater the threshold frequency. |
|  | 2 | REF2 Frequency <br> > Threshold | Read-only register: indicates if the frequency REF2 is greater than the threshold frequency set by Register 0x1A[6]. <br> 0 : REF2 frequency is less than threshold frequency. <br> 1: REF2 frequency greater the threshold frequency. |
|  | 1 | REF1 Frequency <br> > Threshold | Read-only register: indicates if the frequency REF1 is greater than the threshold frequency set by Register 0x1A[6]. <br> 0 : REF1 frequency is less than threshold frequency. <br> 1: REF1 frequency greater the threshold frequency. |
|  | 0 | Digital Lock <br> Detect | Read-only register: digital lock detect $0:$ PLL is not locked. <br> 1 : PLL is locked. |

## LVPECL Outputs

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x0FO | 4 | Output Invert | Selects the output polarity. 0 : non-inverting (default) 1: inverting |
|  | 3:2 | OUTO LVPECL <br> Differential <br> Voltage | Sets the  <br> [3PECL output differential voltage(Vod)  <br> [3:2] Vod(mV) <br> 00 400 <br> 01 600 <br> 10 780 (default) <br> 11 960 |
|  | 1:0 | OUTO <br> Power-Down | LVPECL power-down modes. <br> [1:0] Out Mode <br> 00 On Normal operation (default) <br> 01 Off Partial Power-down (Outputs Hi-Z). <br> 10 Off Partial Power-down (Outputs Hi-Z). <br> 11 Off Power-down (Outputs Hi-Z) |
| 0x0F1 | 4 | Output Invert | Selects output polarity. <br> 0 : non-inverting (default) <br> 1: inverting |
|  | 3:2 | OUT1 LVPECL Differential Voltage | Sets the LVPECL output differential voltage(Vod)  <br> [3:2] Vod(mV) <br> 00 400 <br> 01 600 <br> 10 780 (default) <br> 11 960 |
|  | 1:0 | OUT1 <br> Power-Down | LVPECL power-down modes. <br> [1:0] Out Mode <br> 00 On Normal operation <br> 01 Off Partial Power-down (Outputs Hi-Z). <br> 10 Off Partial Power-down (Outputs Hi-Z). (default) <br> 11 Off Power-down (Outputs Hi-Z). |
| 0x0F2 | 4 | Output Invert | Selects output polarity. 0 : non-inverting (default) 1 : inverting |
|  | 3:2 | OUT2 LVPECL <br> Differential Voltage | Sets the LVPECL output differential voltage(Vod)  <br> [3:2] Vod(mV) <br> 00 400 <br> 01 600 <br> 10 780 (default) <br> 11 960 |
|  | 1:0 | OUT2 <br> Power-Down | LVPECL power-down modes. <br> [1:0] Out Mode <br> 00 On Normal operation (default) <br> 01 Off Partial Power-down (Outputs Hi-Z). <br> 10 Off Partial Power-down (Outputs Hi-Z). <br> 11 Off Power-down (Outputs Hi-Z). |

AK8186B

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x0F3 | 4 | Output Invert | Selects output polarity. 0 : non-inverting (default) 1 : inverting |
|  | 3:2 | OUT3 LVPECL <br> Differential <br> Voltage | Sets the LVPECL output differential voltage(Vod) $\begin{array}{ll} {[3: 2]} & \text { Vod(mV) } \\ 00 & 400 \\ 01 & 600 \\ 10 & 780 \text { (default) } \\ 11 & 960 \end{array}$ |
|  | 1:0 | OUT3 <br> Power-Down | LVPECL power-down modes. <br> [1:0] Out Mode <br> 00 On Normal operation <br> 01 Off Partial Power-down (Outputs Hi-Z). <br> 10 Off Partial Power-down (Outputs Hi-Z). (default) <br> 11 Off Power-down (Outputs Hi-Z). |
| 0x0F4 | 4 | Output Invert | Selects output polarity. 0 : non-inverting (default) 1: inverting |
|  | 3:2 | OUT4 LVPECL <br> Differential Voltage |  |
|  | 1:0 | OUT4 <br> Power-Down | LVPECL power-down modes. <br> [1:0] Out Mode <br> 00 On Normal operation (default) <br> 01 Off Partial Power-down (Outputs Hi-Z). <br> 10 Off Partial Power-down (Outputs Hi-Z). <br> 11 Off Power-down (Outputs Hi-Z). |
| 0x0F5 | 4 | Output Invert | Selects output polarity. <br> 0 : non-inverting (default) <br> 1: inverting |
|  | 3:2 | OUT5 LVPECL <br> Differential Voltage |  |
|  | 1:0 | OUT5 <br> Power-Down | LVPECL power-down modes. <br> [1:0] Out Mode <br> 00 On Normal operation <br> 01 Off Partial Power-down (Outputs Hi-Z). <br> 10 Off Partial Power-down (Outputs Hi-Z). (default) <br> 11 Off Power-down (Outputs Hi-Z). |

## LVDS/CMOS Outputs



AK8186B

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 141 | 0 | OUT7 <br> Power-Down | Power-down output(LVDS/CMOS). <br> 0: Power on. <br> 1: Power off. (default) LVDS: Outputs Hi-Z CMOS: Outputs Low |
| 0x142 | 7:5 | OUT8 Output <br> Polarity | In CMOS mode,[7:5] select the output polarity of each CMOS output. In LVDS mode, only [5] determines LDVS polarity. |
|  | 4 | OUT8 CMOS B | In CMOS mode, turn on/off the OUT8n output. There is no effect in LDVS mode. <br> 0: turn off the OUT8n output. (default) <br> 1: turn on the OUT8n output.. |
|  | 3 | OUT8 Select LVDS/CMOS | Selects LVDS or CMOS logic levels. <br> 0: LVDS. <br> 1: CMOS. |
|  | 2:1 | OUT8 LVDS <br> Output <br> Current | Sets output current level in LVDS mode. This has no effect CMOS mode, |
|  | 0 | OUT8 <br> Power-Down | Power-down output(LVDS/CMOS). <br> 0: Power on. <br> 1: Power off. (default) LVDS: Outputs Hi-Z CMOS: Outputs Low |
| 0x143 | 7:5 | OUT9 Output Polarity | In CMOS mode,[7:5] select the output polarity of each CMOS output. In LVDS mode, only [5] determines LDVS polarity. |
|  | 4 | OUT9 CMOS B | In CMOS mode, turn on/off the OUT9n output. There is no effect in LDVS mode. <br> 0: turn off the OUT9n output. (default) <br> 1: turn on the OUT9n output.. |
|  | 3 | OUT9 Select LVDS/CMOS | Selects LVDS or CMOS logic levels. <br> 0: LVDS. (default) <br> 1: CMOS. |


| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x143 | 2:1 | OUT9 LVDS <br> Output <br> Current | Sets output current level in LVDS mode. This has no effect CMOS mode, |
|  | 0 | OUT9 <br> Power-Down | ```Power-down output(LVDS/CMOS). 0: Power on. 1: Power off. (default) LVDS: Outputs Hi-Z CMOS: Outputs Low``` |

## LVPECL Channel Dividers

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x190 | 7:4 | Divider 0 <br> Low Cycles M | Number of Low clock cycles (M) and High clock cycles (N) of the divider input define a frequency division, Dx , of the Divider 0 . $\mathrm{Dx}=\mathrm{M}+\mathrm{N}+2$. <br> Note) The M and N does not affect the duty of LVPECL output. The DCC(Duty Cycle Correction) always works. |
|  | 3:0 | Divider 0 High Cycles N |  |
| 0x191 | 7 | Divider 0 <br> Bypass | Bypasses and power-down the divider; route input to divider output. 0 : use divider. <br> 1: bypass divider. (default) |
|  | 6 | Divider 0 <br> Nosync | Nosync. <br> 0: obey chip-level SYNC signal. (default) <br> 1: ignore chip-level SYNC signal. |
|  | 5 | Divider 0 Force High | Forces divider output to high. This requires that nosync also be set. <br> 0 : divider output force to low. (default) <br> 1: divider output force to high. |
|  | 4 | Divider 0 <br> Start High | Selects clock output to start high or start low. <br> 0 : start low. (default) <br> 1: start high. |
|  | 3:0 | Divider 0 Phase Offset | Phase offset. (default=0×0) |
| 0x193 | 7:4 | Divider 1 Low Cycles M | Number of Low clock cycles (M) and High clock cycles ( N ) of the divider input define a frequency division, Dx , of the Divider 1. $\mathrm{Dx}=\mathrm{M}+\mathrm{N}+2$. <br> Note) The M and N does not affect the duty of LVPECL output. The DCC(Duty Cycle Correction) always works. |
|  | 3:0 | Divider 1 High Cycles N |  |
| 0x194 | 7 | Divider 1 <br> Bypass | Bypasses and power-down the divider; route input to divider output. <br> 0 : use divider. (default) <br> 1: bypass divider. |
|  | 6 | Divider 1 <br> Nosync | Nosync. <br> 0: obey chip-level SYNC signal. (default) 1: ignore chip-level SYNC signal. |
|  | 5 | Divider 1 <br> Force High | Forces divider output to high. This requires that nosync also be set. <br> 0 : divider output force to low. (default) <br> 1: divider output force to high. |

AK8186B

| Register <br> Address <br> (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :--- | :--- |
| $0 \times 194$ | 4 | Divider 1 <br> Start High | Selects clock output to start high or start low. <br> 0: start low. (default) <br> 1: start high. |
|  | $3: 0$ | Divider 1 <br> Phase Offset | Phase offset. (default=0x0) |

## LVDS/CMOS Channel Dividers

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x199 | 7:4 | Divider 3.1 <br> Low Cycles M | Number of Low clock cycles (M) and High clock cycles (N) of the divider input define a frequency division, Dx , of the Divider 3.1. $\mathrm{Dx}=\mathrm{M}+\mathrm{N}+2$. <br> Note) The $M$ and $N$ does not affect the duty of LVDS/CMOS output. The DCC(Duty Cycle Correction) always works. |
|  | 3:0 | Divider 3.1 High Cycles N |  |
| 0x19A | 7:4 | Divider 3.2 Phase Offset | Refer to LVDS/CMOS channel divider function description. |
|  | 3:0 | Divider 3.1 Phase Offset | Refer to LVDS/CMOS channel divider function description. |
| 0x19B | 7:4 | Divider 3.2 <br> Low Cycles | Number of Low clock cycles (M) and High clock cycles (N) of the divider input define a frequency division, Dx , of the Divider 3.2. $\mathrm{Dx}=\mathrm{M}+\mathrm{N}+2$. <br> Note) The M and N does not affect the duty of LVDS/CMOS output. The DCC(Duty Cycle Correction) always works. |
|  | 3:0 | Divider 3.2 <br> High Cycles |  |
| 0x19C | 5 | Divider 3.2 <br> Bypass | Bypasses (and power-down)3.2 divider logic, route input to 3.2 output. 0 : do not bypass. (default) <br> 1: bypass. |
|  | 4 | Divider 3.1 <br> Bypass | Bypasses (and power-down)3.1 divider logic, route input to 3.2 output. 0 : do not bypass. (default) <br> 1: bypass. |
|  | 3 | Divider 3 Nosync | Nosync. <br> 0: obey chip-level SYNC signal. (default) <br> 1: ignore chip-level SYNC signal. |
|  | 2 | Divider 3 <br> Force High | Forces divider 3 output to high. Requires that nosync also be set. <br> 0 : force low. (default) <br> 1: force high. |
|  | 1 | Divider 3.2 <br> Start High | Divider3.2 start high or start low. <br> 0: start low. (default) <br> 1: start high. |
|  | 0 | Divider 3.1 <br> Start High | Divider3.1 strat high or start low. <br> 0 : start low. (default) <br> 1: start high. |


| AKM ${ }^{\text {a }}$ AK8186B |  |  |  |
| :---: | :---: | :---: | :---: |
| Register Address (Hex) | Bit(s) | Name | Description |
| 0x19E | $7: 4$ $3: 0$ | Divider 4.1 <br> Low Cycles M <br> Divider 4.1 <br> High Cycles N | Number of Low clock cycles (M) and High clock cycles ( N ) of the divider input define a frequency division, Dx , of the Divider 4.1. $\mathrm{Dx}=\mathrm{M}+\mathrm{N}+2$. <br> Note) The M and N does not affect the duty of LVDS/CMOS output. The DCC(Duty Cycle Correction) always works. |
|  | 7:4 | Divider 4.2 <br> Phase Offset | Refer to LVDS/CMOS channel divider function description. |
| 0x19F | 3:0 | Divider 4.1 <br> Phase Offset | Refer to LVDS/CMOS channel divider function description. |
| 0x1A0 | $7: 4$ $3: 0$ | Divider 4.2 <br> Low Cycles <br> Divider 4.2 <br> High Cycles | Number of Low clock cycles (M) and High clock cycles (N) of the divider input define a frequency division, $D x$, of the Divider 4.2. $\quad D x=M+N+2$. <br> Note) The $M$ and N does not affect the duty of LVDS/CMOS output. The DCC(Duty Cycle Correction) always works. |
| 0x1A1 | 5 | Divider 4.2 <br> Bypass | Bypasses (and power-down)4.2 divider logic, route input to 4.2 output. <br> 0 : do not bypass. (default) <br> 1: bypass. |
|  | 4 | Divider 4.1 <br> Bypass | Bypasses (and power-down)4.1 divider logic, route input to 4.2 output. <br> 0 : do not bypass. (default) <br> 1: bypass. |
|  | 3 | Divider 4 <br> Nosync | Nosync. <br> 0: obey chip-level SYNC signal. (default) <br> 1: ignore chip-level SYNC signal. |
|  | 2 | Divider 4 <br> Force High | Forces divider 4 output to high. Requires that nosync also be set. <br> 0 : force low. (default) <br> 1: force high. |
|  | 1 | Divider 4.2 <br> Start High | Divider4.2 start high or start low. <br> 0 : start low. (default) <br> 1: start high. |
|  | 0 | Divider 4.1 <br> Start High | ```Divider4.1 strat high or start low. 0: start low. (default) 1: start high.``` |

## VCO Divider and CLK Input

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x1E0 | 2:0 | VCO Divider | [2:1:0] Divide  <br> 0 0 0 <br> 0 0 1 <br> 0 1 0 <br> 0 1 1 <br> 1 1 3 <br> 1 0 4 <br> 1 0 1 <br> 1 1 0 <br> 1 1 1 <br> 1 (default) Output Static <br> Output Static   <br> Output Static   |
| 0x1E1 | 4 | Power-Down Clock Input Section | Powers down the clock input section (including CLK buffer, VCO dividers and CLK tree). <br> 0 : normal operation (default). <br> 1 : Power-down. |
|  | 3 | Power-Down VCO clock interface | Powers down the interface block between VCO and clock distribution. 0 : normal operation (default). <br> 1 : power-down. |
|  | 2 | Power-Down VCO and CLK | Powers down both VCO and CLK input. <br> 0 : normal operation (default). <br> 1 : power-down. |
|  | 1 | Select <br> VCO or CLK | Powers down the clock input section (including CLK buffer, VCO dividers and CLK tree). <br> 0 : Selects external CLK as input to VCO divider (default). <br> 1 : Selects VCO as input to VCO divider; cannot bypass VCO divider when this is selected. |
|  | 0 | Bypass VCO divider | Bypasses or uses the VCO divider. <br> 0 : Uses VCO divider (default). <br> 1 : Bypasses VCO divider; cannnot select VCO as input when this is selected. |

AK8186B

## System

| Register Address (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| 0x230 | 2 | Power-Down SYNC | Powers down the SYNC function. <br> 0 : normal operation of SYNC function (default). <br> 1: Power-down SYNC circuitry. |
|  | 1 | Power down distribution reference | Powers down the output buffers. <br> 0 : normal operation (default). <br> 1 : power down the output buffers. <br> Buffers output as follows in power down. <br> LVPECL: Hi-Z (same state with $0 x F n[1: 0]=01$ or $10 \mathrm{~b}, \mathrm{n}=0$ to 5 ) <br> LVDS: Hi-Z <br> CMOS: Low |
|  | 0 | Soft SYNC | The soft SYNC works the same as the $\overline{\text { SYNC pin. Expect that the polarity of }}$ the bit is reversed. That is, a high level forces selected channels into a predetermined static state, and 1-to-0 transition triggers a SYNC. <br> 0 : same as $\overline{\text { SYNC high (default). }}$ <br> 1: same as $\overline{\text { SYNC }}$ low. |

## Update All Registers

| Register <br> Address <br> (Hex) | Bit(s) | Name | Description |
| :---: | :---: | :---: | :---: |
| $0 \times 232$ | 0 | Update All <br> Registers | This bit must be set to 1 to transfer the contents of the buffer registers into the <br> active registers. This happens on the next SCLK rising edge. This bit is <br> self-cleaning; that is, it does not have to be set back to 0. <br> $1:$ (self-cleaning); update all active registers to the contents of the buffer <br> registers. |

## PACKAGE INFORMATION

## Mechanical data



## Marking

a: \#1 Pin Index
b: Part number
c: Date code


AK8186B

## RoHS Compliance



All integrated circuits form Asahi Kasei Microdevices Corporation (AKM) assembled in "lead-free" packages* are fully compliant with RoHS.
(*) RoHS compliant products from AKM are identified with "Pb free" letter indication on $^{*}$ product label posted on the anti-shield bag and boxes.

## REVISION HISTORY

31/August/2012 Draft-E00 to E01
P. 3 Adds Table of contents.
P. 8 Change to On chip VCO.
P. 9 Change to Input Capacitance.
P. 25 Change to Prescaler division in FD and DM mode.
P. 27 Change to p-channel open drain in Figure17.
P. 49 Change to Lock Detect Counter.

28/September/2012 Draft-E01 to E02
P.12-15 Change to Table 8,9,10,12 and 13.

AK8186B

## IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.

When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.

- Descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operation and application examples of the semiconductor products. You are fully responsible for the incorporation of these external circuits, application circuits, software and other related information in the design of your equipments. AKM assumes no responsibility for any losses incurred by you or third parties arising from the use of these information herein. AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components ${ }_{\text {Notel }}$ in any safety, life support, or other hazard related device or system ${ }_{\text {Note2 } 2,}$, and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

- It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.

