### **Block Diagram**



## **Ordering Information**

PART NUMBER	PART MARKING	PACKAGE DESCRIPTION (RoHS Compliant)	PKG. DWG. #	CARRIER TYPE (Note 1)
ISL28133FHZ-T7 (Note 2)	BCFA (Note 5)	5 Ld SOT-23	P5.064A	Reel, 3k
ISL28133FHZ-T7A (Note 2)	NICI			Reel, 250
ISL28133FEZ-T7 (Note 2)	BHA (Note 5)	5 Ld SC70	P5.049	Reel, 3k
ISL28133ISENSEV1Z	Evaluation Board		ŀ	
ISL28133EVAL1Z	Evaluation Board		Λ/	
ISL28133CSENSEV1Z	Evaluation Board		/ V	

NOTES:

1. See TB347 for details on reel specifications.

- These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see the device information page for the <u>ISL28133</u>. For more information on MSL please see techbrief <u>TB363</u>.

5. The part marking is located on the bottom of the part.



# **Pin Configurations**







# **Pin Descriptions**

ISL28133 (5 Ld S0T23)	ISL28133 (5 Ld SC-70)	PIN NAME	FUNCTION	EQUIVALENT CIRCUIT
3	1 CC		Non-inverting input	IN+ D T T T T T T T T T T T T T T T T T T T
2	2	V-	Negative supply	
4	3	IN-	Inverting input	(See Circuit 1)
1	4	ОИТ	Output	V+ V+ V+ OUT V- Circuit 2
5	5	V+	Positive supply	

#### **Absolute Maximum Ratings**

Max Supply Voltage V+ to V	6.5V
Max Voltage VIN to GND	-0.5V to 6.5V
Max Input Differential Voltage	6.5V
Max Input Current	20mA
Max Voltage VOUT to GND (10s)	6.5V
ESD Rating	
Human Body Model	3000V
Machine Model	200V
Charged Device Model	1500V

#### **Thermal Information**

Thermal Resistance (Typical)	θ <sub>JA</sub> (°C/W)	θ <sub>JC</sub> (°C/W)
5 Ld SOT-23 (Note 6, 7)	225	110
5 Ld SC-70 (Note 6)	206	N/A
Maximum Storage Temperature Range	6	5°C to +150°C
Pb-Free Reflow Profile		see TB493

### **Operating Conditions**

Temperature Range	40°C to +125°C
Maximum Junction Temperature	<b>140°C</b>

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

6.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See <u>TB379</u> for details.

7. For  $\theta_{\text{JC}}\text{, the "case temp" location is taken at the package top center.$ 

# **Electrical Specifications** $V_+ = 5V$ , $V_- = 0V$ , VCM = 2.5V, $T_A = +25$ °C, $R_L = Open$ , unless otherwise specified. Boldface limits apply over the operating temperature range, -40 °C to +125 °C.

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNIT
DC SPECIFICATIONS						1
V <sub>OS</sub>	Input Offset Voltage		-8	±2	8	μV
		DENT	-15.5		15.5	μV
TCV <sub>OS</sub>	Input Offset Voltage Temperature Coefficient	DENT	IAI	0.02	0.075	µV∕°C
IOS	Input Offset Current			-60		рА
I <sub>B</sub>	Input Bias Current		-300	±30	300	рА
			-600		600	рА
Common Mode Input Voltage Range		V+ = 5.0V, V- = GND	-0.1		5.1	v
CMRR	Common Mode Rejection Ratio	VCM = -0.1V to 5.0V	118	125		dB
			115			dB
PSRR	Power Supply Rejection Ratio	Vs = 2V to 5.5V	110	138		dB
			110			dB
V <sub>OH</sub>	Output Voltage Swing, High	R <sub>L</sub> = 10kΩ	4.965	4.981		v
V <sub>OL</sub>	Output Voltage Swing, Low	$R_L = 10 k\Omega$		18	35	mV
A <sub>OL</sub>	Open Loop Gain	$R_L = 1M\Omega$		174		dB
V <sub>+</sub>	Supply Voltage	(Note 9)	1.8		5.5	v
I <sub>S</sub>	Supply Current	R <sub>L</sub> = OPEN		18	25	μΑ
					35	μΑ
I <sub>SC+</sub>	Output Source Short Circuit Current	R <sub>L</sub> = Short to ground or V+	13	17	26	mA
I <sub>SC-</sub>	Output Sink Short Circuit Current		-26	-19	-13	mA
AC SPECIFICATIONS	· · · · · · · · · · · · · · · · · · ·	·		·		
GBWP	Gain Bandwidth Product f = 50kHz	$eq:rescaled_$		400		kHz
e <sub>N</sub> V <sub>P-P</sub>	Peak-to-Peak Input Noise Voltage	f = 0.01Hz to 10Hz		1.1		μV <sub>P-P</sub>
e <sub>N</sub>	Input Noise Voltage Density	f = 1kHz		65		nV/√(Hz)



**Electrical Specifications**  $V_+ = 5V$ ,  $V_- = 0V$ , VCM = 2.5V,  $T_A = +25$  °C,  $R_L = 0$  pen, unless otherwise specified. Boldface limits apply over the operating temperature range, -40 °C to +125 °C. (Continued)

PARAMETER	DESCRIPTION	CONDITIONS	MIN (Note 8)	ТҮР	MAX (Note 8)	UNIT	
İN	Input Noise Current Density	f = 1kHz		72		fA∕√(Hz)	
		f = 10Hz		79		fA∕√(Hz)	
C <sub>in</sub>	Differential Input Capacitance	f = 1MHz		1.6		pF	
	Common Mode Input Capacitance			1.12		pF	
TRANSIENT RESPONSE							
SR	Positive Slew Rate	$V_{OUT} = 1V$ to 4V, R <sub>L</sub> = 10k $\Omega$		0.2		V/µs	
	Negative Slew Rate			0.1		V/µs	
t <sub>r</sub> , t <sub>f</sub> , Small Signal	Rise Time, t <sub>r</sub> 10% to 90%			1.1		μs	
	Fall Time, t <sub>f</sub> 10% to 90%			1.1		μs	
t <sub>r</sub> , t <sub>f</sub> Large Signal	Rise Time, t <sub>r</sub> 10% to 90%	$A_V = +1$ , $V_{OUT} = 2V_{P-P}$ , $R_F = 0\Omega$ ,		8		μs	
	Fall Time, t <sub>f</sub> 10% to 90%	$R_L$ = 10kΩ, C <sub>L</sub> = 1.2pF		10		μs	
t <sub>s</sub>	Settling Time to 0.1%, 2V <sub>P-P</sub> Step	$eq:rescaled_$		35		μs	

NOTES:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

9. Parts are 100% tested with a minimum operating voltage of 1.8V to a VOS limit of  $\pm 15 \mu V$ .

## **Typical Performance Curves** v+ = 5V, V- = 0V, V<sub>CM</sub> = 2.5V, R<sub>L</sub> = Open.



FIGURE 3. AVERAGE INPUT OFFSET VOLTAGE vs SUPPLY VOLTAGE



FIGURE 4.  $V_{OS}$  vs TEMPERATURE,  $V_S = \pm 1.0V$ ,  $V_{IN} = 0V$ ,  $R_L = INF$ 

## **Typical Performance Curves** $V_{+} = 5V$ , $V_{-} = 0V$ , $V_{CM} = 2.5V$ , $R_{L} = Open$ . (Continued)



FIGURE 5. V<sub>OS</sub> vs TEMPERATURE, V<sub>S</sub> =  $\pm 2.5$ V, V<sub>IN</sub> = 0V, R<sub>L</sub> = INF



FIGURE 7. IB- vs SUPPLY VOLTAGE vs TEMPERATURE





FIGURE 6. IB+ vs SUPPLY VOLTAGE vs TEMPERATURE



FIGURE 8. IOS vs SUPPLY VOLTAGE vs TEMPERATURE



FIGURE 10. MIN/MAX SUPPLY CURRENT vs TEMPERATURE,  $V_S = \pm 0.8V$ ,  $V_{IN} = 0V$ ,  $R_L = INF$ 

### **Typical Performance Curves** V = 5V, V = 0V, $V_{CM} = 2.5V$ , $R_L = Open$ . (Continued)















FIGURE 12. INPUT NOISE VOLTAGE 0.01Hz TO 10Hz









# **Typical Performance Curves** $v_{+} = 5V$ , $v_{-} = 0V$ , $v_{CM} = 2.5V$ , $R_{L} = Open$ . (Continued)





FIGURE 18. GAIN vs FREQUENCY vs RL, VS = 5V



FIGURE 19. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES  $R_{f}/R_{g}$ 



FIGURE 21. FREQUENCY RESPONSE vs CLOSED LOOP GAIN











### Typical Performance Curves V+ = 5V, V- = 0V, V<sub>CM</sub> = 2.5V, R<sub>L</sub> = Open. (Continued)



FIGURE 23. GAIN vs FREQUENCY vs CL



FIGURE 24. CMRR vs FREQUENCY, V<sub>S</sub> = 5V



FIGURE 25. PSRR vs FREQUENCY,  $V_S = 5V$ 



FIGURE 27. PSRR vs FREQUENCY, V<sub>S</sub> = 1.6V



FIGURE 26. CMRR vs FREQUENCY, V<sub>S</sub> = 1.6V



V+ = ±2.5V

## **Typical Performance Curves** $V_{+} = 5V$ , $V_{-} = 0V$ , $V_{CM} = 2.5V$ , $R_{L} = Open$ . (Continued)





FIGURE 30. LARGE SIGNAL STEP RESPONSE (4V)



FIGURE 31. LARGE SIGNAL STEP RESPONSE (1V)



FIGURE 33. V<sub>OUT</sub> HIGH vs TEMPERATURE, R<sub>L</sub> = 10k, V<sub>S</sub> = 5V



FIGURE 32. SMALL SIGNAL STEP RESPONSE (100mV)



FIGURE 34. V<sub>OUT</sub> LOW vs TEMPERATURE,  $R_L = 10k$ ,  $V_S = 5V$ 

### Typical Performance Curves v+ = 5V, V- = 0V, V<sub>CM</sub> = 2.5V, R<sub>L</sub> = Open. (Continued)



FIGURE 35. V<sub>OH</sub>, V<sub>OL</sub> vs I<sub>OUT</sub>, V<sub>S</sub> =  $\pm 2.5$ V

# **Applications Information**

### **Functional Description**

The ISL28133 uses a proprietary chopper-stabilized architecture shown in the "Block Diagram" on page 2. The ISL28133 combines a 400kHz main amplifier with a very high open loop gain (174dB) chopper stabilized amplifier to achieve very low offset voltage and drift (2 $\mu$ V, 0.02 $\mu$ V/°C typical) while consuming only 18 $\mu$ A of supply current per channel.

This multi-path amplifier architecture contains a time continuous main amplifier whose input DC offset is corrected by a parallel-connected, high gain chopper stabilized DC correction amplifier operating at 100kHz. From DC to ~5kHz, both amplifiers are active with DC offset correction and most of the low frequency gain is provided by the chopper amplifier. A 5kHz crossover filter cuts off the low frequency amplifier path leaving the main amplifier active out to the 400kHz gain-bandwidth product of the device.

The key benefits of this architecture for precision applications are very high open loop gain, very low DC offset, and low 1/f noise. The noise is virtually flat across the frequency range from a few mHz out to 100kHz, except for the narrow noise peak at the amplifier crossover frequency (5kHz).

### **Rail-to-rail Input and Output (RRIO)**

The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew-rate input signals.

The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 17mA current limit and the capability to swing to within 20mV of either rail while driving a 10k $\Omega$  load.

### **IN+ and IN- Protection**

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications where either input is expected to exceed the rails by 0.5V, an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure 36).



FIGURE 36. INPUT CURRENT LIMITING

### **Layout Guidelines for High Impedance Inputs**

To achieve the maximum performance of the high input impedance and low offset voltage of the ISL28133 amplifiers, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board.

### **High Gain, Precision DC-Coupled Amplifier**

The circuit in Figure 37 implements a single-stage, 10kV/V DC-coupled amplifier with an input DC sensitivity of under 100nV that is only possible using a low VOS amplifier with high open loop gain. This circuit is practical down to 1.8V due to it's rail-to-rail input and output capability. Standard high gain DC amplifiers operating from low voltage supplies are not practical at these high gains using typical low offset precision op amps because the input offset voltage and temperature coefficient consume most of the available output voltage swing. For example, a typical precision amplifier in a gain of 10kV/V with a  $\pm 100\mu V V_{OS}$  and a temperature coefficient of  $0.5\mu V/°C$  would produce a DC error at the output of >1V with an additional 5mV°C of temperature dependent error. At 3V, this DC error

