Block Diagram

Ordering Information

NOTES:

1. See **TB347** for details on reel specifications.

- 2. These Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. These Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see the device information page for the **ISL28133**. For more information on MSL please see techbrief [TB363](https://www.renesas.com/www/doc/tech-brief/tb363.pdf).

5. The part marking is located on the bottom of the part.

Pin Configurations

Pin Descriptions

Absolute Maximum Ratings Thermal Information

Operating Conditions

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

6. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See [TB379](https://www.renesas.com/www/doc/tech-brief/tb379.pdf) for details.

7. For θ_{JC} , the "case temp" location is taken at the package top center.

Electrical Specifications $V_+= 5V$, $V_-= 0V$, VCM = 2.5V, $T_A = +25^\circ$ C, R_L = Open, unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C.

Electrical Specifications $V_+= 5V$, $V_-= 0V$, VCM = 2.5V, $T_A = +25^\circ$ C, R_L = Open, unless otherwise specified. Boldface limits apply over the operating temperature range, -40°C to +125°C. (Continued)

NOTES:

8. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

9. Parts are 100% tested with a minimum operating voltage of 1.8V to a VOS limit of $\pm 15\mu$ V.

Mance Curves $v_+ = 5v$, $v_- = 0v$, $v_{cm} = 2.5v$, $R_L =$ Open. Typical Performance Curves $v_+=5$ v, v. = 0v, v_{CM} = 2.5v, R_L = Open.

FIGURE 3. AVERAGE INPUT OFFSET VOLTAGE vs SUPPLY VOLTAGE FIGURE 4. V_{OS} vs TEMPERATURE, V_S = ±1.0V, V_{IN} = 0V, R_L = INF

Typical Performance Curves $v_+=v, v_-=o v, v_{CM}=2.5V, R_L=Open.$ (Continued)

FIGURE 5. V_{OS} vs TEMPERATURE, $V_S = \pm 2.5V$, $V_{IN} = 0V$, $R_L = INF$ FIGURE 6. I_B + vs SUPPLY VOLTAGE vs TEMPERATURE

FIGURE 7. I_B- vs SUPPLY VOLTAGE vs TEMPERATURE FIGURE 8. IOS vs SUPPLY VOLTAGE vs TEMPERATURE

 $V_S = \pm 0.8V$, $V_{IN} = 0V$, $R_L = INF$

Typical Performance Curves $v_+=5V, V_-=0V, V_{CM}=2.5V, R_L=0$ pen. (Continued)

FIGURE 12. INPUT NOISE VOLTAGE 0.01Hz TO 10Hz

Typical Performance Curves $v_+ = 5V$, $V_- = 0V$, $V_{CM} = 2.5V$, $R_L =$ Open. (Continued)

FIGURE 19. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES R_f/R_g

FIGURE 21. FREQUENCY RESPONSE vs CLOSED LOOP GAIN FIGURE 22. GAIN vs FREQUENCY vs SUPPLY VOLTAGE

Typical Performance Curves $v_+ = 5V$, $V_- = 0V$, $V_{CM} = 2.5V$, $R_L =$ Open. (Continued)

FIGURE 23. GAIN vs FREQUENCY vs C_L FIGURE 24. CMRR vs FREQUENCY, V_S = 5V

FIGURE 25. PSRR vs FREQUENCY, $V_S = 5V$ FIGURE 26. CMRR vs FREQUENCY, $V_S = 1.6V$

 $V + = ±2.5V$

Typical Performance Curves $v_+=v, v_-=ov, v_{CM}=2.5V, R_L=Open.$ (Continued)

FIGURE 31. LARGE SIGNAL STEP RESPONSE (1V) FIGURE 32. SMALL SIGNAL STEP RESPONSE (100mV)

FIGURE 33. V_{OUT} HIGH vs TEMPERATURE, R_L = 10k, V_S = 5V FIGURE 34. V_{OUT} LOW vs TEMPERATURE, R_L = 10k, V_S = 5V

Typical Performance Curves $v_+ = 5V$, $V_- = 0V$, $V_{CM} = 2.5V$, $R_L =$ Open. (Continued)

FIGURE 35. V_{OH} , V_{OL} vs I_{OUT} , $V_S = \pm 2.5V$

Applications Information

Functional Description

lized amplifier to achieve very low

. 0.02µV/ °C typical) while
pply current per channel. The ISL28133 uses a proprietary chopper-stabilized architecture shown in the ["Block Diagram" on page 2](#page-1-3). The ISL28133 combines a 400kHz main amplifier with a very high open loop gain (174dB) chopper stabilized amplifier to achieve very low offset voltage and drift (2µV, 0.02µV/°C typical) while consuming only 18µA of supply current per channel.

S corrected by a
stabilized DC correction
C to ~5kHz, both
rection and most of the This multi-path amplifier architecture contains a time continuous main amplifier whose input DC offset is corrected by a parallel-connected, high gain chopper stabilized DC correction amplifier operating at 100kHz. From DC to ~5kHz, both amplifiers are active with DC offset correction and most of the low frequency gain is provided by the chopper amplifier. A 5kHz crossover filter cuts off the low frequency amplifier path leaving the main amplifier active out to the 400kHz gain-bandwidth product of the device.

The key benefits of this architecture for precision applications are very high open loop gain, very low DC offset, and low 1/f noise. The noise is virtually flat across the frequency range from a few mHz out to 100kHz, except for the narrow noise peak at the amplifier crossover frequency (5kHz).

Rail-to-rail Input and Output (RRIO)

The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew-rate input signals.

The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 17mA current limit and the capability to swing to within 20mV of either rail while driving a $10k\Omega$ load.

IN+ and IN- Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications where either input is expected to exceed the rails by 0.5V, an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure [36](#page-10-0)).

FIGURE 36. INPUT CURRENT LIMITING

Layout Guidelines for High Impedance Inputs

To achieve the maximum performance of the high input impedance and low offset voltage of the ISL28133 amplifiers, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board.

High Gain, Precision DC-Coupled Amplifier

The circuit in Figure [37](#page-11-0) implements a single-stage, 10kV/V DC-coupled amplifier with an input DC sensitivity of under 100nV that is only possible using a low VOS amplifier with high open loop gain. This circuit is practical down to 1.8V due to it's rail-to-rail input and output capability. Standard high gain DC amplifiers operating from low voltage supplies are not practical at these high gains using typical low offset precision op amps because the input offset voltage and temperature coefficient consume most of the available output voltage swing. For example, a typical precision amplifier in a gain of 10kV/V with a $±100\mu$ V V_{OS} and a temperature coefficient of 0.5 μ V/°C would produce a DC error at the output of >1V with an additional 5mV°C of temperature dependent error. At 3V, this DC error

