


3 A, 1.5 MHz PWM step-down switching regulator with synchronous rectification

Datasheet - production data



Features

- 1.5 MHz fixed frequency PWM with current control mode
- 3 A output current capability
- Typical efficiency: > 90%
- 2 % DC output voltage tolerance
- Two versions available: power good or inhibit
- Integrated output over-voltage protection
- Non switching quiescent current: (typ.) 1.5 mA over temperature range
- R_{DSon} (typ.) 100 mΩ
- Utilizes tiny capacitors and inductors
- Operating junction temp. -25 °C to 125 °C
- Available in DFN8 (4 x 4 mm) exposed pad

Description

The ST1S30 is a step-down DC-DC converter optimized for powering low output voltage applications. It supplies a current in excess of 3 A over an input voltage range from 2.7 V to 6 V.

A high PWM switching frequency (1.5 MHz) allows the use of tiny surface-mount components.

Moreover, since the required synchronous rectifier is integrated, the number of the external components is reduced to minimum: a resistor divider, an inductor and two capacitors. The Power Good function continuously monitors the output voltage. An open drain Power Good flag is released when the output voltage is within regulation. In addition, a low output ripple is guaranteed by the current mode PWM topology and by the use of low ESR SMD ceramic capacitors. The device is thermally protected and the output current limited to prevent damages due to accidental short circuit. The ST1S30 is available in the DFN8 (4 x 4 mm) package.

Table 1. Device summary

Order codes	Package	Note
ST1S30PUR (1)	DFN8 (4 x 4 mm)	PG version
ST1S30IPUR		INHIBIT version


1. Available on request.

Contents

1	Diagram	3
2	Pin configuration	4
3	Maximum ratings	5
4	Electrical characteristics	6
5	Typical application circuits	8
6	Package mechanical data	9
7	Revision history	10

1 Diagram

Figure 1. Schematic diagram



(*) Only for ST1S30I

(**) Only for ST1S30

2 Pin configuration

Figure 2. Pin connections (bottom view)




Table 2. Pin description

Pin n°	Symbol	Name and function
1	FB	Feedback voltage
2	GND	System ground
3	SW	Switching pin
6	V _{IN_SW}	Power supply for the MOSFET switch
7	V _{IN_A}	Power supply for analog circuit
8	INH/PG	Inhibit (INH) for ST1S30IPUR or Power Good (PG) for ST1S30PUR
Exposed pad	GND	To be connected to PCB ground plane for optimal electrical and thermal performance
4, 5	NC	Not internally connected. Can be connected to GND or left floating

3 Maximum ratings

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{IN_SW}	Positive power supply voltage	-0.3 to 7	V
V_{IN_A}	Positive power supply voltage	-0.3 to 7	V
V_{INH}	Inhibit voltage (I version)	-0.3 to $V_I + 0.3$	V
SWITCH voltage	Max. voltage of output pin	-0.3 to 7	V
V_{FB}	Feedback voltage	-0.3 to 3	V
PG	Power Good open drain	-0.3 to 7	V
T_J	Max junction temperature	-40 to 150	°C
T_{STG}	Storage temperature range	-65 to 150	°C
T_{LEAD}	Lead temperature (soldering) 10 sec	260	°C

Note: *Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.*

Table 4. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance junction-case	10	°C/W
R_{thJA}	Thermal resistance junction-ambient	40	°C/W

Table 5. ESD performance

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESD protection voltage	HBM	2	kV
ESD	ESD protection voltage	MM	500	V

4 Electrical characteristics

Refer to [Figure 3](#) application circuit $V_{IN_SW} = V_{IN_A} = 5 \text{ V}$, $V_O = 1.2 \text{ V}$, $C_1 = 10 \mu\text{F}$, $C_2 = 22 \mu\text{F}$, $L_1 = 2.2 \mu\text{H}$, $T_J = -25 \text{ to } 125^\circ\text{C}$ (unless otherwise specified. Typical values are referred to 25°C)

Table 6. Electrical characteristics for ST1S30

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
FB	Feedback voltage		784	800	816	mV
I_{FB}	V_{FB} pin bias current				600	nA
V_I	Input voltage	$I_O = 10 \text{ mA to } 3 \text{ A}$	2.7		5.5	V
UV_{LO}	Under voltage lock out threshold	V_I Rising		2.3		V
		Hysteresis		150		mV
OVP	Overvoltage protection threshold	V_O rising	1.05 V_O	1.1 V_O		V
	Overvoltage protection hysteresis	V_O falling		5		%
I_{OVP}	Overvoltage clamping current	$V_O = 1.2 \text{ V}$		300		mA
I_Q	Quiescent current	$V_{INH} > 1.2 \text{ V}$, not switching		1.5	2.5	mA
		$V_{INH} < 0.0 \text{ V}$, $T = -30^\circ\text{C}$ to 85°C			1	
I_O	Output current	$V_I = 2.7 \text{ to } 5.5 \text{ V}^{(1)}$	3			A
$\%V_O/\Delta V_I$	Output line regulation	$V_I = 2.7 \text{ V to } 5.5 \text{ V}$, $I_O = 100 \text{ mA}^{(1)}$		0.16		$\%V_O/\Delta V_I$
$\%V_O/\Delta I_O$	Output load regulation	$I_O = 10 \text{ mA to } 3 \text{ A}^{(1)}$		0.2		%
PWMf _S	PWM switching frequency	$V_{FB} = 0.65 \text{ V}$	1.2	1.5	1.8	MHz
D _{MAX}	Maximum duty cycle		80	87		%
PG	Power good output threshold			0.92 V_O		V
	Power good output voltage low	$I_{SINK} = 6 \text{ mA open drain output}$			0.4	V
R _{DSON-N}	NMOS switch on resistance	$I_{SW} = 750 \text{ mA}$		0.1		W
R _{DSON-P}	PMOS switch on resistance	$I_{SW} = 750 \text{ mA}$		0.1		W
I_{SWL}	Switching current limitation	⁽¹⁾	3.7	4.4	5.1	A
n	Efficiency ⁽¹⁾	$I_O = 10 \text{ mA to } 100 \text{ mA}$, $V_O = 3.3 \text{ V}$	65			%
		$I_O = 100 \text{ mA to } 3 \text{ A}$, $V_O = 3.3 \text{ V}$		85		
T _{SHDN}	Thermal shutdown			150		°C
T _{HYS}	Thermal shutdown hysteresis			20		°C
$\%V_O/\Delta I_O$	Load transient response	$I_O = 100 \text{ mA to } 1 \text{ A}$, $T_A = 25^\circ\text{C}$ $t_R = t_F \geq 200 \text{ ns}^{(1)}$	-10		+10	$\%V_O$
$\%V_O/\Delta I_O$	Short circuit removal response	$I_O = 10 \text{ mA to } I_O = \text{short}$, $T_A = 25^\circ\text{C}^{(1)}$	-10		+10	$\%V_O$

1. Guaranteed by design, but not tested in production.

Refer to [Figure 4](#) application circuit $V_{IN_SW} = V_{IN_A} = V_{INH} = 5 \text{ V}$, $V_O = 1.2 \text{ V}$, $C1 = 10 \mu\text{F}$, $C2 = 22 \mu\text{F}$, $C3 = 1 \mu\text{F}$, $L1 = 2.2 \mu\text{H}$, $T_J = -25 \text{ to } 125^\circ\text{C}$ (unless otherwise specified. Typical values are referred to 25°C)


Table 7. Electrical characteristics for ST1S30I

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
FB	Feedback voltage		784	800	816	mV
I_{FB}	V_{FB} pin bias current				600	nA
V_I	Minimum input voltage	$I_O = 10 \text{ mA to } 2 \text{ A}$	2.7			V
OVP	Overvoltage protection threshold	V_O rising	1.05 V_O	1.1 V_O		V
	Overvoltage protection hysteresis	V_O falling		5		%
I_Q	Quiescent current	$V_{INH} > 1.2 \text{ V}$, not switching		1.5	2.5	mA
		$V_{INH} < 0.0 \text{ V}$, $T = -30^\circ\text{C} \text{ to } 85^\circ\text{C}$			1	µA
I_O	Output current	$V_I = 2.7 \text{ to } 5.5 \text{ V}^{(1)}$	3			A
V_{INH}	Inhibit threshold	Device ON, $V_I = 2.7 \text{ to } 5.5 \text{ V}$	1.3			V
		Device ON, $V_I = 2.7 \text{ to } 5 \text{ V}$	1.2			
		Device OFF			0.4	
I_{INH}	Inhibit pin current				2	µA
$\%V_O/\Delta V_I$	Output line regulation	$V_I = 2.7 \text{ V to } 5.5 \text{ V}$, $I_O = 100 \text{ mA}^{(1)}$		0.16		$\%V_O/\Delta V_I$
$\%V_O/\Delta I_O$	Output load regulation	$I_O = 10 \text{ mA to } 2 \text{ A}^{(1)}$		0.2	0.6	$\%V_O/\Delta I_O$
PWMf _S	PWM switching frequency	$V_{FB} = 0.65 \text{ V}$	1.2	1.5	1.8	MHz
D _{MAX}	Maximum duty cycle		80	87		%
R _{DSON-N}	NMOS switch on resistance	$I_{SW} = 750 \text{ mA}$			0.1	W
R _{DSON-P}	PMOS switch on resistance	$I_{SW} = 750 \text{ mA}$			0.1	W
I_{SWL}	Switching current limitation	⁽¹⁾	3.7	4.4	5.1	A
n	Efficiency ⁽¹⁾	$I_O = 10 \text{ mA to } 100 \text{ mA}$, $V_O = 3.3 \text{ V}$	65			%
		$I_O = 100 \text{ mA to } 3 \text{ A}$, $V_O = 3.3 \text{ V}$		85		
T _{SHDN}	Thermal shutdown			150		°C
T _{HYS}	Thermal shutdown hysteresis			20		°C
$\%V_O/\Delta I_O$	Load transient response	$I_O = 100 \text{ mA to } 1 \text{ A}$, $T_A = 25^\circ\text{C}$ $t_R = t_F \geq 200 \text{ ns}^{(1)}$	-10		+10	$\%V_O$
$\%V_O/\Delta I_O$	Short circuit removal response	$I_O = 10 \text{ mA to } I_O = \text{short}$, $T_A = 25^\circ\text{C}^{(1)}$	-10		+10	$\%V_O$

1. Guaranteed by design, but not tested in production.


5 Typical application circuits

Figure 3. Application circuit for $V_{OUT} > 1.2$ V



(*) C1 and C2 capacitors must be placed as close as possible respectively to VIN_SW and VIN_A pins

Figure 4. Application circuit for $0.8 \text{ V} < V_{OUT} < 1.2$ V



(*) C1 and C2 capacitors must be placed as close as possible respectively to VIN_SW and VIN_A pins

Note: These typical application circuits are provided to help designing the external components. However, we recommend to thoroughly validate any circuit solution in the real application environment conditions.


6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com.
ECOPACK is an ST trademark.

Table 8. DFN8 (4 x 4) mechanical data

Dim.	mm.		
	Min.	Typ.	Max.
A	0.80	0.90	1.00
A1	0	0.02	0.05
A3		0.20	
b	0.23	0.30	0.38
D	3.90	4.00	4.10
D2	2.82	3.00	3.23
E	3.90	4.00	4.10
E2	2.05	2.20	2.30
e		0.80	
L	0.40	0.50	0.60

Figure 5. DFN8 (4 x 4) mechanical dimensions



7 Revision history

Table 9. Document revision history

Date	Revision	Changes
09-Sep-2010	1	First release
04-May-2022	2	Updated title in <i>Figure 2</i>

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

