



Support & training



LMK1D1204P SNAS830 – SEPTEMBER 2021

LMK1D1204P Pin-Controlled OE Low Additive Jitter LVDS Buffer

1 Features

- High-performance LVDS clock buffer family with 2 inputs and 4 outputs (2:4).
- Output frequency up to 2 GHz.
- Hardware pins for individual output enable/disable.
- Supply voltage: 1.8/2.5/3.3 V ± 5%
- Low additive jitter: < 60 fs rms maximum in 12-kHz to 20-MHz @ 156.25 MHz
 - Very low phase noise floor: -164 dBc/Hz (typical)
- Very low propagation delay: < 575 ps maximum
- Output skew: 20 ps maximum
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML
- LVDS reference voltage, V_{AC_REF}, available for capacitive-coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packages available:
 - 5-mm × 5-mm, 28-pin VQFN (RHD)

2 Applications

- Telecommunications and networking
- Medical imaging
- Test and measurement
- Wireless infrastructure
- Pro audio, video and signage

3 Description

The LMK1D1204P clock buffer distributes one of two selectable clock inputs (IN0 and IN1) to 4 pairs of differential LVDS clock outputs (OUT0 through OUT3) with minimum skew for clock distribution. The inputs can be either LVDS, LVPECL, LVCMOS, HCSL, or CML.

The LMK1D1204P is specifically designed for driving $50-\Omega$ transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in Figure 8-6 must be applied to the unused negative input pin. The IN_SEL pin selects the input which is routed to the outputs. The part supports a fail-safe input function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.


Each LVDS differential output is enabled by setting the corresponding OEx pin to a logic high "1". If this pin is set to a logic low "0", the output is disabled in a high Z state resulting in reduced power consumption.

The device operates in 1.8-V or 2.5-V or 3.3-V supply environment and is characterized from -40° C to 105° C (ambient temperature).

Device Information

PART NUMBER ⁽¹⁾	PACKAGE	BODY SIZE (NOM)
LMK1D1204P	VQFN (28)	5.00 mm × 5.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Application Example



Table of Contents

1 Features	1
2 Applications	1
3 Description	
4 Revision History	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Typical Characteristics	7
7 Parameter Measurement Information	8
8 Detailed Description	10
8.1 Overview	
8.2 Functional Block Diagram	10
8.3 Feature Description	

8.4 Device Functional Modes	11
9 Application and Implementation	14
9.1 Application Information	14
9.2 Typical Application	14
10 Power Supply Recommendations	18
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Documentation Support	
12.2 Support Resources	21
12.3 Trademarks	21
12.4 Electrostatic Discharge Caution	
12.5 Glossary	
13 Mechanical, Packaging, and Orderable	
Information	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
September 2021	*	Initial Release



5 Pin Configuration and Functions




Figure 5-1. LMK1D1204P: RHD Package 28-Pin VQFN Top View

Table 5-1. Pin Functions

NAME	PIN	TYPE ⁽¹⁾	DESCRIPTION			
DIFFERENTIAL/SINGLE-EN	IDED CLOCK INPUT					
IN0_P, IN0_N	9, 10	I	Primary: Differential input pair or single-ended input			
	5, 6		Secondary: Differential input pair or single-ended input.			
IN1_P, IN1_N	5, 0	I	Note that INP0, INN0 are used indistinguishably with IN0_P, IN0_N.			
INPUT SELECT						
IN_SEL	2	I	Input Selection with an internal 500-k Ω pullup and 320-k Ω pulldown, selects input port. See Table 8-1.			
OUTPUT ENABLE						
OE0	13	I	Output Enable for channel 0 HIGH (default): Enable output channel 0 LOW: Disable output channel 0 in Hi-Z state			
OE1	19	I	Output Enable for channel 1 HIGH (default): Enable output channel 1 LOW: Disable output channel 1 in Hi-Z state			
OE2	24	I	Output Enable for channel 2 HIGH (default): Enable output channel 2 LOW: Disable output channel 2 in Hi-Z state			
OE3	3	I	Output Enable for channel 3 HIGH (default): Enable output channel 3 LOW: Disable output channel 3 in Hi-Z state			
BIAS VOLTAGE OUTPUT						
V _{AC_REF0} ,V _{AC_REF1}	11, 7	0	Bias voltage output for capacitive-coupled inputs. If used, TI recommends using a $0.1-\mu$ F capacitor to GND on this pin.			
DIFFERENTIAL CLOCK OU	TPUT					
OUT0_P, OUT0_N	16, 17	0	Differential LVDS output pair number 0			
OUT1_P, OUT1_N	20, 21	0	Differential LVDS output pair number 1			
OUT2_P, OUT2_N	22, 23	0	Differential LVDS output pair number 2			
OUT3_P, OUT3_N 26, 27 O Differential LVDS output pair number 3						
SUPPLY VOLTAGE						
V _{DD}	8, 15, 28	Р	Device Power Supply (1.8 V or 2.5 V or 3.3 V)			



	Table 5-1. Pin Functions (continued)						
NAMEPINTYPE(1)DESCRIPTION							
GROUND							
GND 1, 14 G Ground							
MISC							
DAP	DAP DAP GND Die Attach Pad. Connect to the PCB ground plane for heat dissipation.						
NC	4, 12, 18, 25	NC	No Connection				

(1) G = Ground, I = Input, O = Output, P = Power

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{DD}	Supply voltage	-0.3	3.6	V
V _{IN}	Input voltage	-0.3	3.6	V
Vo	Output voltage	-0.3	V _{DD} + 0.3	V
I _{IN}	Input current	-20	20	mA
Io	Continuous output current	-50	50	mA
TJ	Junction temperature		135	°C
T _{stg}	Storage temperature ⁽²⁾	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Device unpowered

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±3000	V
V _(ESD)		Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±1000	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V _{DD} Core supply voltage	3.3-V supply	3.135	3.3	3.465		
	2.5-V supply	2.375	2.5	2.625	V	
	1.8-V supply	1.71	1.8	1.89		
Supply Ramp	Supply voltage ramp	Requires monotonic ramp (10-90% of V _{DD})	0.1		20	ms
T _A	Operating free-air temperature		-40		105	°C
TJ	Operating junction temperature		-40		135	°C



6.4 Thermal Information

		LMK1D1204P	
	THERMAL METRIC ⁽¹⁾	RHD (VQFN)	UNIT
		28 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	38.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	32.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	18.7	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	18.7	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	8.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

VDD = 1.8 V ± 5 %, –40°C ≤T_A ≤ 105°C. Typical values are at VDD = 1.8 V, 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
POWER SUP	PPLY CHARACTERISTICS				·	
IDD _{STAT}	LMK1D1204P	All-outputs enabled and unterminated, f = 0 Hz $^{(1)}$		50		mA
IDD _{100M}	LMK1D1204P	All-outputs enabled, $R_L = 100 \Omega$, f = 100 MHz		60	72	mA
OUTPUT BA	NK CONTROL (EN) INPUT CHARAC	TERISTICS (Applies to V _{DD} = 1.8 V ± 5%	%, 2.5 V ± 5%	6 and 3.3 V	± 5%)	
Vd _{I3}	3-state input	Open		$0.4 \times V_{CC}$		V
V _{IH}	Input high voltage	Minimum input voltage for a logical "1" state in table 1	$0.7 \times V_{CC}$		V _{CC} + 0.3	V
V _{IL}	Input low voltage	Maximum input voltage for a logical "0" state in table 1	-0.3		0.3 × V _{CC}	V
I _{IH}	Input high current	$\rm V_{DD}$ can be 1.8V/2.5V/3.3V with $\rm V_{IH}$ = $\rm V_{DD}$			30	μA
IIL	Input low current	$V_{\rm DD}$ can be 1.8V/2.5V/3.3V with V_{\rm IH} = $V_{\rm DD}$	-30			μA
R _{pull-up(EN)}	Input pullup resistor			500		kΩ
R _{pull-down(EN)}	Input pulldown resistor			320		kΩ
SINGLE-END	DED LVCMOS/LVTTL CLOCK INPUT	(Applies to V _{DD} = 1.8 V ± 5%, 2.5 V ± 5%	% and 3.3 V :	± 5%)		
f _{IN}	Input frequency	Clock input	DC		250	MHz
V_{IN_S-E}	Single-ended Input Voltage Swing	Assumes a square wave input with two levels	0.4		3.465	V
dVIN/dt	Input Slew Rate (20% to 80% of the amplitude)		0.05			V/ns
I _{IH}	Input high current	V _{DD} = 3.465 V, V _{IH} = 3.465 V			50	μA
IIL	Input low current	V_{DD} = 3.465 V, V_{IL} = 0 V	-30			μA
C _{IN_SE}	Input capacitance	at 25°C		3.5		pF
DIFFERENT	IAL CLOCK INPUT (Applies to V_{DD} =	1.8 V ± 5%, 2.5 V ± 5% and 3.3 V ± 5%)				
f _{IN}	Input frequency	Clock input			2	GHz
V _{IN,DIFF(p-p)}	Differential input voltage peak-to-	V _{ICM} = 1 V (V _{DD} = 1.8 V)	0.3		2.4	V _{PP}
* IN,DIFF(p-p)	peak {2*(V _{INP} -V _{INN})}	V _{ICM} = 1.25 V (V _{DD} = 2.5 V/3.3 V)	0.3		2.4	• 44
V _{ICM}	Input common mode voltage	V _{IN,DIFF(P-P)} > 0.4 V (V _{DD} = 1.8 V/2.5/3.3 V)	0.25		2.3	V
I _{IH}	Input high current	V _{DD} = 3.465 V, V _{INP} = 2.4 V, V _{INN} = 1.2 V			30	μA



	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{IL}	Input low current	V _{DD} = 3.465 V, V _{INP} = 0 V, V _{INN} = 1.2 V	-30			μA
C _{IN_S-E}	Input capacitance (Single-ended)	at 25°C		3.5		pF
VDS DC OU	ITPUT CHARACTERISTICS				1	
VODĮ	Differential output voltage magnitude	$V_{\text{IN,DIFF}(P-P)}$ = 0.3 V, R_{LOAD} = 100 Ω	250	350	450	mV
∆VOD	Change in differential output voltage magnitude. Per output, defined as the difference between VOD in logic hi/lo states.	$V_{IN,DIFF(P-P)}$ = 0.3 V, R_{LOAD} = 100 Ω	-15		15	mV
	Steady-state common mode output		1		1.2	V
V _{OC(SS)}	voltage	$V_{IN,DIFF(P-P)} = 0.3 V, R_{LOAD} = 100 \Omega$ ($V_{DD} = 2.5 V/3.3 V$)	1.1		1.375	v
Δ _{VOC(SS)}	Change in steady-state common mode output voltage. Per output, defined as the difference in VOC in logic hi/lo states.	$V_{IN,DIFF(P-P)}$ = 0.3 V, R_{LOAD} = 100 Ω	-15		15	mV
VDS AC OU	ITPUT CHARACTERISTICS				I	
V _{ring}	Output overshoot and undershoot	$V_{IN,DIFF(P-P)}$ = 0.3 V, R _{LOAD} = 100 Ω, f _{OUT} = 491.52 MHz	-0.1		0.1	V _{OD}
V _{OS}	Output AC common mode	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, \text{ R}_{LOAD} = 100 \Omega$		50	100	mV _{pp}
os	Short-circuit output current (differential)	V _{OUTP} = V _{OUTN}	-12		12	mA
OS(cm)	Short-circuit output current (common- mode)	V _{OUTP} = V _{OUTN} = 0	-24		24	mA
t _{PD}	Propagation delay	$V_{IN,DIFF(P-P)} = 0.3 \text{ V}, \text{ R}_{LOAD} = 100 \Omega^{(2)}$	0.3		0.575	ns
SK, O	Output skew	Skew between outputs with the same load conditions			20	ps
^t SK, PP	Part-to-part skew	Skew between outputs on different parts subjected to the same operating conditions with the same input and output loading.			250	ps
I _{SK, P}	Pulse skew	50% duty cycle input, crossing point- to-crossing-point distortion ⁽³⁾	-20		20	ps
^t RJIT(ADD)	Random additive Jitter (rms)	$\label{eq:linear} \begin{array}{l} f_{\text{IN}} = 156.25 \text{ MHz with } 50\% \text{ duty-cycle,} \\ \text{Input slew rate = } 1.5 \text{V/ns, Integration} \\ \text{range = } 12 \text{kHz} - 20 \text{MHz, with output} \\ \text{load } \text{R}_{\text{LOAD}} = 100 \ \Omega \end{array}$		50	60	fs, RMS
		PN _{1kHz}		-143		
	Phase Noise for a carrier frequency	PN _{10kHz}		-152		
Phase noise	of 156.25 MHz with 50% duty-cycle, Input slew rate = 1.5V/ns with output	PN _{100kHz}		-157		dBc/Hz
	load $R_{LOAD} = 100 \Omega$	PN _{1MHz}		-160		
		PN _{floor}		-164		
MUX _{ISO}	Mux Isolation	$f_{\rm IN} = 156.25$ MHz. The difference in power level at $f_{\rm IN}$ when the selected clock is active and the unselected clock is static versµs when the selected clock is inactive and the unselected clock is active.		80		dB
ODC	Output duty cycle	With 50% duty cycle input	45		55	%
t _R /t _F	Output rise and fall time	20% to 80% with R_{LOAD} = 100 Ω			300	ps

VDD = 1.8 V ± 5 %, -40°C ≤T_A ≤ 105°C. Typical values are at VDD = 1.8 V, 25°C (unless otherwise noted)

6 Submit Document Feedback

Reference output voltage

POWER SUPPLY NOISE REJECTION (PSNR) V_{DD} = 2.5 V/ 3.3 V

 V_{AC_REF}

1.375

V

1.25

0.9

VDD = 2.5 V, I_{LOAD} = 100 µA



VDD = 1.8 V ± 5 %, –40°C ≤T_A ≤ 1	105°C. Typical values are at VDD = '	1.8 V, 25°C (unless otherwise noted)
-----------------------------------	--------------------------------------	--------------------------------------

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PSNR	Power Supply Noise Rejection (f _{carri}	10 kHz, 100-mVpp ripple injected on V _{DD}		-70		dBc
	= 156.25 MHz)	1 MHz, 100-mVpp ripple injected on V_{DD}		-50		dDc

(1) A typical 4-mA current reduction per disabled output can be expected.

(2) Measured between single-ended/differential input crossing point to the differential output crossing point.

(3) Defined as the magnitude of the time difference between the high-to-low and low-to-high propagation delay times at an output.

6.6 Typical Characteristics

The Figure 6-1 captures the variation of the LMK1D1204P current consumption with input frequency and supply voltage. Figure 6-2 shows the variation of the differential output voltage (VOD) swept across frequency.




Figure 6-1. LMK1D1204P Current Consumption vs. Frequency




Figure 6-2. LMK1D1204P VOD vs. Frequency

7 Parameter Measurement Information




Figure 7-1. LVDS Output DC Configuration During Device Test




Figure 7-2. LVDS Output AC Configuration During Device Test






Figure 7-3. DC-Coupled LVCMOS Input During Device Test









- A. Output skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PLHn} (n = 0, 1, 2, ..7)
- B. Part to part skew is calculated as the greater of the following: the difference between the fastest and the slowest t_{PLHn} or the difference between the fastest and the slowest t_{PHLn} across multiple devices (n = 0, 1, 2, ..7)




Figure 7-5. Output Skew and Part-to-Part Skew



GND




8 Detailed Description

8.1 Overview

The LMK1D1204P LVDS drivers use CMOS transistors to control the output current. Therefore, proper biasing and termination are required to ensure correct operation of the device and to maximize signal integrity.

The proper LVDS termination for signal integrity over two $50-\Omega$ lines is $100 \ \Omega$ between the outputs on the receiver end. Either DC-coupled termination or AC-coupled termination can be used for LVDS outputs. TI recommends placing a termination resistor close to the receiver. If the receiver is internally biased to a voltage different than the output common-mode voltage of the LMK1D1204P, AC-coupling must be used. If the LVDS receiver has internal $100-\Omega$ termination, external termination must be omitted.

8.2 Functional Block Diagram



8.3 Feature Description

The LMK1D1204P is a low additive jitter LVDS fan-out buffer that can generate up to four copies of two selectable LVPECL, LVDS, HCSL, CML, or LVCMOS inputs. The LMK1D1204P can accept reference clock frequencies up to 2 GHz while providing low output skew.



8.3.1 Fail-Safe Input

The LMK1D1204P is designed to support fail-safe input operation feature. This feature allows the user to drive the device inputs before V_{DD} is applied without damaging the device. Refer to *Specifications* for more information on the maximum input supported by the device.

8.4 Device Functional Modes

The two inputs of the LMK1D1204P are internally muxed together and can be selected through the control pin (see Table 8-1). Unused inputs can be left floating to reduce overall component cost. Both AC- and DC-coupling schemes can be used with the LMK1D1204P to provide greater system flexibility.

IN_SEL	ACTIVE CLOCK INPUT						
0	IN0_P, IN0_N						
1	IN1_P, IN1_N						
Open	None ⁽¹⁾						

Table 8-1. Input Selection Ta	ble
-------------------------------	-----

(1) The input buffers are disabled and the state of the outputs are dependent on the state of OEx (see Table 8-2). If OEx = 0, the corresponding output will be disabled in Hi-Z state, whereas if OEx = 1 (default), the corresponding output will be logic low.

The outputs of the LMK1D1204P can be individually enabled or disabled using the OEx hardware pins. (see Table 8-2). The disabled state of the outputs is Hi-Z (high impedance) as this reduces the power consumption and also prevents back-biasing of the devices connected to these outputs.

Unused outputs should be disabled to eliminate the need for a termination resistor. In the case of enabled unused outputs, TI recommends a 100 ohm termination for optimal performance.

Table 8-2. Output Control Table

OEx	CLOCK OUTPUTS
0	OUTPx, OUTNx disabled in Hi-Z state
1 (default)	OUTPx, OUTNx enabled



8.4.1 LVDS Output Termination

TI recommends that unused outputs are terminated differentially with a $100-\Omega$ resistor for optimum performance, although unterminated outputs are also okay but will result in slight degradation in performance (Output AC common-mode VOS) in the outputs being used.

The LMK1D1204P can be connected to LVDS receiver inputs with DC- and AC-coupling as shown in Figure 8-1 and Figure 8-2 (respectively).




Figure 8-1. Output DC Termination




Figure 8-2. Output AC Termination (With the Receiver Internally Biased)

8.4.2 Input Termination

The LMK1D1204P inputs can be interfaced with LVDS, LVPECL, HCSL or LVCMOS drivers.

LVDS drivers can be connected to LMK1D1204P inputs with DC- and AC-coupling as shown Figure 8-3 and Figure 8-4 (respectively).




Figure 8-3. LVDS Clock Driver Connected to LMK1D1204P Input (DC-Coupled)




Figure 8-4. LVDS Clock Driver Connected to LMK1D1204P Input (AC-Coupled)



Figure 8-5 shows how to connect LVPECL inputs to the LMK1D1204P. The series resistors are required to reduce the LVPECL signal swing if the signal swing is >1.6 V_{PP} .




Figure 8-5. LVPECL Clock Driver Connected to LMK1D1204P Input

Figure 8-6 shows how to couple a LVCMOS clock input to the LMK1D1204P directly.




Figure 8-6. 1.8-V/2.5-V/3.3-V LVCMOS Clock Driver Connected to LMK1D1204P Input

For unused input, TI recommends grounding both input pins (INP, INN) using $1-k\Omega$ resistors.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The LMK1D1204P is a low additive jitter universal to LVDS fan-out buffer with 2 selectable inputs and pin controlled output enables. The small package, low output skew, low propagation delay and low additive jitter make this device suitable for applications that require high performance clock distribution as well as for low power and space constraint applications.

9.2 Typical Application




Figure 9-1. Fan-Out Buffer for Line Card Application



9.2.1 Design Requirements

The LMK1D1204P shown in Figure 9-1 is configured to select two inputs: a 156.25-MHz LVDS clock from the backplane, or a secondary 156.25-MHz LVCMOS 2.5-V oscillator. The LVDS clock is AC-coupled and biased using the integrated reference voltage generator. A resistor divider is used to set the threshold voltage correctly for the LVCMOS clock. 0.1- μ F capacitors are used to reduce noise on both V_{AC_REF} and SECREF_N. Either input signal can be then fanned out to desired devices, as shown. The configuration example is driving 4 LVDS receivers in a line card application with the following properties:

- The PHY device is capable of DC-coupling with an LVDS driver such as the LMK1D1204P. This PHY device features internal termination so no additional components are required for proper operation.
- The ASIC LVDS receiver features internal termination and operates at the same common-mode voltage as the LMK1D1204P. Again, no additional components are required.
- The FPGA requires external AC-coupling, but has internal termination. 0.1-µF capacitors are placed to
 provide AC-coupling. Similarly, the CPU is internally terminated, and requires only external AC-coupling
 capacitors.
- The unused outputs of the LMK1D1204P can be disabled using the corresponding OEx pin. This results in a lower power consumption.

9.2.2 Detailed Design Procedure

See Input Termination for proper input terminations, dependent on single-ended or differential inputs.

See LVDS Output Termination for output termination schemes depending on the receiver application.

Unused outputs can be disabled using the corresponding OEx pin setting according to the Table 8-2. Disabling the outputs also eliminates requirement of termination resistors.


In this example, the PHY, ASIC, and FPGA or CPU require different schemes. Power supply filtering and bypassing is critical for low-noise applications.

See *Power Supply Recommendations* for recommended filtering techniques. A reference layout is provided in *Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board* (SCAU043).



9.2.3 Application Curves

This section shows the low additive noise for the LMK1D1204P below. The low noise 156.25-MHz source with 24-fs RMS jitter shown in Figure 9-2 drives the LMK1D1204P, resulting in 46.4-fs RMS when integrated from 12 kHz to 20 MHz (Figure 9-3). The resultant additive jitter is 39.7-fs RMS for this configuration.



Reference signal is low-noise Rhode and Schwarz SMA100B

Figure 9-2. LMK1D1204P Reference Phase Noise, 156.25 MHz, 24-fs RMS (12 kHz to 20 MHz)







Figure 9-3. LMK1D1204P Output Phase Noise, 156.25 MHz, 46.4-fs RMS (12 kHz to 20 MHz)



10 Power Supply Recommendations

High-performance clock buffers are sensitive to noise on the power supply, which can dramatically increase the additive jitter of the buffer. Thus, it is essential to reduce noise from the system power supply, especially when jitter or phase noise is critical to applications.

Filter capacitors are used to eliminate the low-frequency noise from the power supply, where the bypass capacitors provide the low impedance path for high-frequency noise and guard the power-supply system against the induced fluctuations. These bypass capacitors also provide instantaneous current surges as required by the device and must have low equivalent series resistance (ESR). To properly use the bypass capacitors, they must be placed close to the power-supply pins and laid out with short loops to minimize inductance. TI recommends adding as many high-frequency (for example, 0.1-µF) bypass capacitors as there are supply pins in the package. TI recommends, but does not require, inserting a ferrite bead between the board power supply and the chip power supply that isolates the high-frequency switching noises generated by the clock driver; these beads prevent the switching noise from leaking into the board supply. Choose an appropriate ferrite bead with low DC-resistance because it is imperative to provide adequate isolation between the board supply and the chip supply, as well as to maintain a voltage at the supply pins that is greater than the minimum voltage required for proper operation.






Figure 10-1. Power Supply Decoupling



11 Layout 11.1 Layout Guidelines

For reliability and performance reasons, the die temperature must be limited to a maximum of 135°C.

The device package has an exposed pad that provides the primary heat removal path to the printed-circuit board (PCB). To maximize the heat dissipation from the package, a thermal landing pattern including multiple vias to a ground plane must be incorporated into the PCB within the footprint of the package. The thermal pad must be soldered down to ensure adequate heat conduction to of the package. Figure 11-1 and Figure 11-2 show a recommended land and via pattern for the 28-pin LMK1D1204P device.

11.2 Layout Example




Figure 11-1. Recommended PCB Layout, Top Layer






Figure 11-2. Recommended PCB Layout, GND Layer



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Low-Additive Jitter, Four LVDS Outputs Clock Buffer Evaluation Board (SCAU043)
- Power Consumption of LVPECL and LVDS (SLYT127)
- Semiconductor and IC Package Thermal Metrics (SPRA953)
- Using Thermal Calculation Tools for Analog Components (SLUA556)

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



NOTES:

LMK1D1204P

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



Texas

INSTRUMENTS




EXAMPLE BOARD LAYOUT

RHD0028B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMK1D1204PRHDR	ACTIVE	VQFN	RHD	28	3000	RoHS & Green	(6) NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1204P	Samples
LMK1D1204PRHDT	ACTIVE	VQFN	RHD	28	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 105	LMK1D 1204P	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Apr-2023



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMK1D1204PRHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
LMK1D1204PRHDT	VQFN	RHD	28	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMK1D1204PRHDR	VQFN	RHD	28	3000	367.0	367.0	35.0
LMK1D1204PRHDT	VQFN	RHD	28	250	210.0	185.0	35.0


RHD 28

5 x 5 mm, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




4204400/G



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).


5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated