

Technical documentation



Support & training



TPS1HB50-Q1 SLVSE19B – JUNE 2019 – REVISED NOVEMBER 2021

# TPS1HB50-Q1 40-V, 50-mΩ Single-Channel Automotive Smart High-Side Switch

## 1 Features

- AEC-Q100 qualified for automotive applications
  - Temperature grade 1: –40°C to 125°C
  - Device HBM ESD classification level 2
  - Device CDM ESD classification level C4B
  - Withstands 40-V load dump
- Functional Safety-Capable
  - Documentation available to aid functional safety system design
- Single-channel smart high-side switch with 50-m $\Omega$  R<sub>ON</sub> (T<sub>J</sub> = 25°C)
- Improve system level reliability through adjustable current limiting
  - Current limit set-point from 2 A to 18 A
  - Robust integrated output protection:
  - Integrated thermal protection
  - Protection against short to ground and battery
  - Protection against reverse battery events including automatic switch on of FET with reverse voltage
  - Automatic shut off on loss of battery and ground
  - Integrated output clamp to demagnetize inductive loads
  - Configurable fault handling
- Analog sense output can be configured to accurately measure:
  - Load current
  - Device temperature
- Provides fault indication through SNS pin
- Detection of open load and short-to-battery

## 2 Applications

- Automotive display module
- ADAS modules
- Seat comfort module
- Transmission control unit
- HVAC control module
- Body control modules
- Incandescent and LED lighting

## **3 Description**

The TPS1HB50-Q1 device is a smart high-side switch intended for use in 12-V automotive systems. The device integrates robust protection and diagnostic features to ensure output port protection even during harmful events like short circuits in automotive systems. The device protects against faults through a reliable current limit, which, depending on device variant, is adjustable from 2 A to 18 A. The high current limit range allows for usage in loads that require large transient currents, while the low current limit range provides improved protection for loads that do not require high peak current. The device is capable of reliably driving a wide range of load profiles.


The TPS1HB50-Q1 also provides a high accuracy analog current sense that allows for improved load diagnostics. By reporting load current and device temperature to a system MCU, the device enables predictive maintenance and load diagnostics that improves the system lifetime.

The TPS1HB50-Q1 is available in a HTSSOP package which allows for reduced PCB footprint.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)
TPS1HB50-Q1	HTSSOP (16)	5.0 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## **Simplified Schematic**



## **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Revision History	
5 Device Comparison Table	
6 Pin Configuration and Functions	
6.1 Recommended Connections for Unused Pins	5
7 Specifications	<mark>6</mark>
7.1 Absolute Maximum Ratings	<mark>6</mark>
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	
7.4 Thermal Information	
7.5 Electrical Characteristics	7
7.6 SNS Timing Characteristics	
7.7 Switching Characteristics	10
7.8 Typical Characteristics	11
8 Parameter Measurement Information	16
9 Detailed Description	
9.1 Overview	18

9.2 Functional Block Diagram
9.3 Feature Description
9.4 Device Functional Modes
10 Application and Implementation
10.1 Application Information
10.2 Typical Application
11 Power Supply Recommendations
12 Layout
12.1 Layout Guidelines40
12.2 Layout Example40
13 Device and Documentation Support4
13.1 Documentation Support4
13.2 Receiving Notification of Documentation Updates4
13.3 Support Resources4
13.4 Trademarks4
13.5 Electrostatic Discharge Caution4
13.6 Glossary4
14 Mechanical, Packaging, and Orderable
Information

## **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (October 2020) to Revision B (November 2021)	Page
Updated the data sheet title	1
Updated device reference in Recommended Connections for Unused Pins section	5
Removed FAULT row from Table 6-2	5
Changes from Revision * (June 2019) to Revision A (October 2020)	Page
Updated the numbering format for tables, figures and cross-references throughout the docume	ent1

Changed status from Advance Information to Production Data ......1





## **5** Device Comparison Table

DEVICE VERSION	PART NUMBER	CURRENT LIMIT	CURRENT LIMIT RANGE	OVERCURRENT BEHAVIOR
A	TPS1HB50 <b>A</b> -Q1	Resistor Programmable	2 A to 10 A	Disable switch immediately
В	TPS1HB50 <b>B-</b> Q1	Resistor Programmable	3.6 A to 18 A	Disable switch immediately

## Table 5-1. Device Options

## **6** Pin Configuration and Functions





### Table 6-1. Pin Functions

PI	IN	I/O	DESCRIPTION
NO.	NAME		DEGCRIPTION
1	GND		Device ground
2	SNS	0	Sense output
3	LATCH	I	Sets fault handling behavior (latched or auto-retry)
4	EN	I	Control input, active high
5	ILIM	0	Connect resistor to set current-limit threshold
6 - 8	VOUT	0	Channel output
9 - 13, 15	NC	I	No Connect, leave floating
14	SEL1	I	Diagnostics select.
16	DIA_EN	I	Diagnostic enable, active high
Exposed pad	VBB	I	Power supply input



## 6.1 Recommended Connections for Unused Pins

The TPS1HC100-Q1 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins can be considered as optional.

PIN NAME CONNECTION IF NOT USED		IMPACT IF NOT USED		
SNS	Ground through 1-kΩ resistor	Analog sense is not available.		
LATCH	Float or ground through R <sub>PROT</sub> resistor	With LATCH unused, the device will auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.		
ILIM	Float	If the ILIM pin is left floating, the device will be set to the default internal current-limit threshold. This threshold is considered a fault state for the device.		
DIA_EN	Float or ground through R <sub>PROT</sub> resistor	With DIA_EN unused, the analog sense, open-load, and short-to-battery diagnostics are not available.		

#### Table 6-2. Connections For Optional Pins



## 7 Specifications 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Maximum continuous supply voltage, V <sub>BB</sub>			36	V
Load dump voltage, V <sub>LD</sub>	ISO16750-2:2010(E)		40	V
Reverse battery voltage, $V_{Rev}$ , t ≤ 3 minutes		-18		V
Enable pin voltage, V <sub>EN</sub>		–1	7	V
LATCH pin voltage, V <sub>LATCH</sub>		–1	7	V
Diagnostic Enable pin voltage, V <sub>DIA_EN</sub>			7	V
Sense pin voltage, V <sub>SNS</sub>		–1	18	V
Select pin voltage, V <sub>SEL1</sub>		–1	7	V
Reverse ground current, I <sub>GND</sub>	V <sub>BB</sub> < 0 V		-50	mA
Energy dissipation during turnoff, E <sub>TOFF</sub>	Single pulse, L <sub>OUT</sub> = 5 mH, T <sub>J,start</sub> = 125°C		17 <sup>(2)</sup>	mJ
Energy dissipation during turnoff, E <sub>TOFF</sub>	Repetitive pulse, L <sub>OUT</sub> = 5 mH, T <sub>J,start</sub> = 125°C		7 <sup>(2)</sup>	mJ
Maximum junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

(2) For further details, see the section regarding switch-off of an inductive load.

## 7.2 ESD Ratings

				VALUE	UNIT
Electrostatic		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	All pins except VBB and VOUT	±2000	
V <sub>(ESD)</sub>	discharge		VBB and VOUT	±4000	V
		Charged-device model (CDM), per AEC Q100-011	All pins	±750	

(1) AEC-Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specifications.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
V <sub>BB</sub>	Nominal supply voltage <sup>(1)</sup>	6	18	V
V <sub>BB</sub>	Extended lower supply voltage	3	6	V
V <sub>BB</sub>	Extended higher supply voltage <sup>(2)</sup>	18	28	V
V <sub>EN</sub>	Enable voltage	–1	5.5	V
V <sub>LATCH</sub>	LATCH voltage	–1	5.5	V
V <sub>DIA_EN</sub>	Diagnostic Enable voltage	–1	5.5	V
V <sub>SEL1</sub>	Select voltage	-1	5.5	V
V <sub>SNS</sub>	Sense voltage	-1	7	V
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

(1) All operating voltage conditions are measured with respect to device GND.

(2) Device parameters still valid, short circuit protection valid to value specificed by V<sub>SC</sub> parameter.



## 7.4 Thermal Information

	TPS1HB50-Q1	
THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>	PWP (HTSSOP)	UNIT
	16 PINS	_
Junction-to-ambient thermal resistance	37.3	°C/W
Junction-to-case (top) thermal resistance	35.8	°C/W
Junction-to-board thermal resistance	13.6	°C/W
Junction-to-top characterization parameter	6.1	°C/W
Junction-to-board characterization parameter	13.6	°C/W
Junction-to-case (bottom) thermal resistance	3.9	°C/W
	Junction-to-ambient thermal resistance         Junction-to-case (top) thermal resistance         Junction-to-board thermal resistance         Junction-to-top characterization parameter         Junction-to-board characterization parameter	THERMAL METRIC (1) (2)         PWP (HTSSOP)         16 PINS         Junction-to-ambient thermal resistance       37.3         Junction-to-case (top) thermal resistance       35.8         Junction-to-board thermal resistance       13.6         Junction-to-top characterization parameter       6.1         Junction-to-board characterization parameter       13.6

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

## 7.5 Electrical Characteristics

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	TAGE AND CURRENT					
V <sub>DSCLAMP</sub>	V <sub>DS</sub> clamp voltage		40		46	V
V <sub>BBCLAMP</sub>	V <sub>BB</sub> clamp voltage		58		76	V
V <sub>UVLOF</sub>	V <sub>BB</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device	2.0		3	V
V <sub>UVLOR</sub>	V <sub>BB</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device	2.2		3	V
1	Standby current (total device leakage including	$V_{BB} = 13.5 \text{ V}, T_J = 25^{\circ}\text{C}$ $V_{EN} = V_{DIA\_EN} = 0 \text{ V}, V_{OUT} = 0 \text{ V}$			0.1	μA
I <sub>SB</sub>	MOSFET channel)	V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 85°C, V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V			0.5	μA
IL <sub>NOM</sub>	Continuous load current	T <sub>AMB</sub> = 70°C	·	4		А
1	Output leakage current	V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 25°C V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V		0.01	0.5	μA
OUT(standby)	Output leakage current	V <sub>BB</sub> = 13.5 V, T <sub>J</sub> = 125°C V <sub>EN</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V			1.5	μA
I <sub>DIA</sub>	Current consumption in diagnostic mode	V <sub>BB</sub> = 13.5 V, I <sub>SNS</sub> = 0 mA V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V, V <sub>OUT</sub> = 0V		3	6	mA
l <sub>Q</sub>	Quiescent current	$V_{BB}$ = 13.5 V $V_{EN}$ = $V_{DIA\_EN}$ = 5 V, $I_{OUT}$ = 0 A		3	6	mA
t <sub>STBY</sub>	Standby mode delay time	$V_{EN} = V_{DIA\_EN} = 0 V$ to standby	12	17	22	ms
RON CHAR	ACTERISTICS		·		· · ·	
	On-resistance	$T_J = 25^{\circ}C, 6 V \le V_{BB} \le 28 V$		50		mΩ
R <sub>ON</sub>	(Includes MOSFET and	$T_{J} = 150^{\circ}C, 6 V \le V_{BB} \le 28 V$	·		100	mΩ
	package)	$T_J = 25^{\circ}C, 3 V \le V_{BB} \le 6 V$			75	mΩ
Kanvenn	On-resistance during	$T_{J} = 25^{\circ}C, -18 \text{ V} \le \text{V}_{BB} \le -8 \text{ V}$		50		mΩ
	reverse polarity	$T_J = 105^{\circ}C, -18 V \le V_{BB} \le -8 V$			115	mΩ
CURRENT	SENSE CHARACTERISTIC	CS			•	
K <sub>SNS</sub>	Current sense ratio	I <sub>OUT</sub> = 1 A		1500		



## 7.5 Electrical Characteristics (continued)

 $V_{BB}$  = 6 V to 18 V, T<sub>J</sub> = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CC	NDITIONS	MIN	ТҮР	MAX	UNIT
			I <sub>OUT</sub> = 3 A		2.000		mA
			IOUT - 3 A	-4		4	%
			I <sub>OUT</sub> = 1 A		0.667		mA
				-4		4	%
			I <sub>OUT</sub> = 300 mA		0.2		mA
I <sub>SNSI</sub>	Current sense current	$V_{EN} = V_{DIA_{EN}} = 5 V,$	1001 - 200 mix	-4		4	%
	and accuracy	$V_{SEL1} = 0 \overline{V}$	I <sub>OUT</sub> = 100 mA		0.067		mA
				-6		6	%
			I <sub>OUT</sub> = 50 mA		0.034		mA
				-10		10	%
			I <sub>OUT</sub> = 20 mA		0.014		mA
				-20		20	%
<b>FJ SENS</b>	E CHARACTERISTICS						
			$T_J = -40^{\circ}C$	0.00	0.12	0.38	mA
I <sub>SNST</sub>	<b>T</b>		T <sub>J</sub> = 25°C	0.72	0.85	0.98	mA
	Temperature sense current	$V_{\text{DIA}_{\text{EN}}} = 5 \text{ V}, \text{ V}_{\text{SEL1}} = 5 \text{ V}$	T <sub>J</sub> = 85°C	1.25	1.52	1.79	mA
			T <sub>J</sub> = 125°C	1.61	1.96	2.31	mA
			T <sub>J</sub> = 150°C	1.80	2.25	2.70	mA
dI <sub>SNST</sub> /dT	Coefficient				0.0112		mA/°C
SNS CHA	RACTERISTICS						
I <sub>SNSFH</sub>	I <sub>SNS</sub> fault high-level	V <sub>DIA_EN</sub> = 5 V, V <sub>SEL1</sub> = 0 V	1	4	4.5	5.3	mA
SNSleak	I <sub>SNS</sub> leakage	V <sub>DIA_EN</sub> = 0 V				1	μA
CURREN	T LIMIT CHARACTERISTIC	S					
N /	Short Circuit Maximum	Version A				18	V
V <sub>SC</sub>	Supply Voltage	Version B				18	V
		Device Version A, $T_J = -$	R <sub>ILIM</sub> = GND, open, or out of range		14		А
		40°C to 150°C	R <sub>ILIM</sub> = 5 kΩ	8.32	10	12.62	А
	Current limit threehold		R <sub>ILIM</sub> = 25 kΩ	1.325	2	3.2	А
I <sub>CL</sub>	Current limit threshold	Device Version B, $T_J = -40^{\circ}$ C to 150°C	R <sub>ILIM</sub> = GND, open, or out of range		26		А
			R <sub>ILIM</sub> = 5 kΩ	14.97	18	22.72	А
			R <sub>ILIM</sub> = 25 kΩ	2.7	3.6	4.5	А
K	Current Limit Ratio	Version A			50		A * kΩ
K <sub>CL</sub>		Version B			90		A * kΩ
FAULT CI	HARACTERISTICS						
V <sub>OL</sub>	Open-load (OL) detection voltage	V <sub>EN</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V, V <sub>SEL1</sub> = 0 V		2	3	4	V
LOL1	OL and STB indication- time from EN falling	$V_{\text{EN}}$ = 5 V to 0 V, $V_{\text{DIA}_{\text{EN}}}$ $I_{\text{OUT}}$ = 0 mA, $V_{\text{OUT}}$ = 4 V	= 5 V, V <sub>SEL1</sub> = 0 V	300	500	700	μs
t <sub>OL2</sub>	OL and STB indication- time from DIA_EN rising	$V_{EN} = 0 V, V_{DIA\_EN} = 0 V$ $I_{OUT} = 0 mA, V_{OUT} = 4 V$	to 5 V, V <sub>SEL1</sub> = 0 V	2	20	50	μs
t <sub>OL3</sub>	OL and STB indication- time from VOUT rising	$V_{\text{EN}} = 0 \text{ V}, V_{\text{DIA}\_\text{EN}} = 5 \text{ V},$ $I_{\text{OUT}} = 0 \text{ mA}, V_{\text{OUT}} = 0 \text{ V} \text{ f}$		2	20	50	μs
T <sub>ABS</sub>	Thermal shutdown						°C



## 7.5 Electrical Characteristics (continued)

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to 150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>REL</sub>	Relative thermal shutdown			60		°C
T <sub>HYS</sub>	Thermal shutdown hysteresis		20	25	30	°C
t <sub>FAULT</sub>	Fault shutdown indication-time	$V_{DIA\_EN}$ = 5 V Time between switch shutdown and I <sub>SNS</sub> settling at I <sub>SNSFH</sub>			50	μs
t <sub>RETRY</sub>	Retry time	Time from fault shutdown until switch re-enable (thermal shutdown or current limit).	1	2	3	ms
EN PIN CH	ARACTERISTICS					
V <sub>IL, EN</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, EN</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS, EN</sub>	Input voltage hysteresis			350		mV
R <sub>EN</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, EN</sub>	Input current low-level	V <sub>EN</sub> = 0.8 V		0.8		μA
I <sub>IH, EN</sub>	Input current high-level	V <sub>EN</sub> = 5 V		5.0		μA
DIA_EN PI	CHARACTERISTICS	· · · · ·			1	
V <sub>IL, DIA_EN</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, DIA_EN</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS,</sub> DIA_EN	Input voltage hysteresis			350		mV
R <sub>DIA_EN</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, DIA_EN</sub>	Input current low-level	V <sub>DIA_EN</sub> = 0.8 V		0.8		μA
I <sub>IH, DIA_EN</sub>	Input current high-level	V <sub>DIA_EN</sub> = 5 V		5.0		μA
SEL1 PIN C	HARACTERISTICS					
VIL, SEL1	Input voltage low-level	No GND network diode			0.8	V
VIH, SEL1	Input voltage high-level	No GND network diode	2.0			V
VIHYS, SEL1	Input voltage hysteresis			350		mV
R <sub>SEL1</sub>	Internal pulldown resistor		0.5	1	2	MΩ
IIL, SEL1	Input current low-level	V <sub>SEL1</sub> = 0.8 V		0.8		μA
IIH, SEL1	Input current high-level	V <sub>SEL1</sub> = 5 V		5.0		μA
LATCH PIN	CHARACTERISTICS					
V <sub>IL, LATCH</sub>	Input voltage low-level	No GND network diode			0.8	V
V <sub>IH, LATCH</sub>	Input voltage high-level	No GND network diode	2.0			V
V <sub>IHYS,</sub> LATCH	Input voltage hysteresis			350		mV
R <sub>LATCH</sub>	Internal pulldown resistor		0.5	1	2	MΩ
I <sub>IL, LATCH</sub>	Input current low-level	V <sub>LATCH</sub> = 0.8 V		0.8		μA
I <sub>IH, LATCH</sub>	Input current high-level	V <sub>LATCH</sub> = 5 V		5.0		μA

## 7.6 SNS Timing Characteristics

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMIN	IG - CURRENT SENSE					
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN				40	μs

Copyright © 2021 Texas Instruments Incorporated



## 7.6 SNS Timing Characteristics (continued)

 $V_{BB}$  = 6 V to 18 V,  $T_{J}$  = -40°C to +150°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>SNSION2</sub>	Settling time from rising edge of EN and DIA_EN				200	μs
t <sub>SNSION3</sub>	Settling time from rising edge of EN		·		165	μs
t <sub>SNSIOFF1</sub>	Settling time from falling edge of DIA_EN	$I = \begin{cases} V_{EN} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V to } 0 \text{ V} \\ R_{SNS} = 1 \text{ k}\Omega, R_{L} \le 6 \Omega \end{cases} $ 20		20	μs	
t <sub>SETTLEH</sub>	Settling time from rising edge of load step		20		20	μs
t <sub>SETTLEL</sub>	Settling time from falling edge of load step				20	μs
SNS TIMIN	NG - TEMPERATURE SENSE		÷		·	
t <sub>SNSTON1</sub>	Settling time from rising edge of DIA_EN	$V_{EN}$ = 5 V, $V_{DIA\_EN}$ = 0 V to 5 V $R_{SNS}$ = 1 $k\Omega$			40	μs
t <sub>SNSTON2</sub>	Settling time from rising edge of DIA_EN	$V_{EN}$ = 0 V, $V_{DIA\_EN}$ = 0 V to 5 V $R_{SNS}$ = 1 $k\Omega$	70		70	μs
t <sub>SNSTOFF</sub>	Settling time from falling edge of DIA_EN	$V_{EN} = X, V_{DIA\_EN} = 5 V \text{ to } 0 V$ $R_{SNS} = 1 k\Omega$			20	μs
SNS TIMIN	NG - MULTIPLEXER					
	Settling time from temperature sense to current sense	$\label{eq:VEN} \begin{array}{l} V_{\text{EN}} = 5 \; V, \; V_{\text{DIA\_EN}} = 5 \; V \\ V_{\text{SEL1}} = 5 \; V \; \text{to} \; \bar{0} \; V \\ R_{\text{SNS}} = 1 \; k\Omega, \; R_{\text{L}} \leq 6 \; \Omega \end{array}$			60	μs
t <sub>MUX</sub>	Settling time from current sense to temperature sense				60	μs


## 7.7 Switching Characteristics

$V_{BB}$ = 13.5 V, T <sub>J</sub> = -40°C to +150°C (unless otherwise noted)
--


	PARAMETER	TEST CONDITIONS	MIN	MIN TYP MAX		UNIT	
t <sub>DR</sub>	Turnon delay time (from Active)	$V_{BB}$ = 13.5 V, $R_L \le 6 \Omega$ 50% EN rising to 10% $V_{OUT}$ rising	20	60	100	μs	
t <sub>DF</sub>	Turnoff delay time	$V_{BB}$ = 13.5 V, $R_L \le 6 \ \Omega \ 50\% \ EN$ falling to 90% $V_{OUT}$ Falling	20	60	100	μs	
SR <sub>R</sub>	VOUT rising slew rate	$\label{eq:VBB} \begin{array}{l} V_{BB} = 13.5 \text{ V}, 20\% \text{ to } 80\% \text{ of} \\ V_{OUT} \text{ rising}, \\ R_L \leq 6 \ \Omega \end{array}$	0.1	0.4	0.7	V/µs	
SR <sub>F</sub>	VOUT falling slew rate	$V_{BB}$ = 13.5 V, 80% to 20% of $V_{OUT}$ falling, $R_L \leq 6 \; \Omega$	0.1	0.4	0.7	V/µs	
t <sub>ON</sub>	Turnon time (active)	$V_{BB}$ = 13.5 V, R <sub>L</sub> ≤ 6 Ω, 50% EN rising to 80% V <sub>OUT</sub> rising	39	94	235	μs	
t <sub>OFF</sub>	Turnoff time	$V_{BB}$ = 13.5 V, $R_L \le 6 \Omega$ , 50% EN falling to 20% $V_{OUT}$ falling	39	94	235	μs	
$\Delta_{PWM}$	PWM accuracy - average load current	200-µs enable pulse, V <sub>S</sub> = 13.5 V, R <sub>L</sub> = 6 $\Omega$	-25	0	25	%	
t <sub>ON</sub> - t <sub>OFF</sub>	Turnon and turnoff matching	200-µs enable pulse, $R_L \le 6 \Omega$	-85	0	85	μs	
E <sub>ON</sub>	Switching energy losses during turnon	$V_{BB}$ = 13.5 V, $R_L \le 6 \Omega$		0.7		mJ	
E <sub>OFF</sub>	Switching energy losses during turnoff	$V_{BB}$ = 13.5 V, $R_L \le 6 \Omega$		0.7		mJ	




## 7.8 Typical Characteristics























## **8 Parameter Measurement Information**






Figure 8-1. Parameter Definitions



Rise and fall time of  $V_{EN}$  is 100 ns.







Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA\_EN.

Figure 8-3. SNS Timing Characteristics Definitions



## 9 Detailed Description

## 9.1 Overview

The TPS1HB50-Q1 device is a single-channel smart high-side switch intended for use with 12-V automotive batteries. Many protection and diagnostic features are integrated in the device.

Diagnostics features include the analog SNS output that is capable of providing a signal that is proportional to load current or device temperature. The high-accuracy load current sense allows for diagnostics of complex loads.

This device includes protection through thermal shutdown, current limiting, transient withstand, and reverse battery operation. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

The TPS1HB50-Q1 is one device in a family of TI high side switches. For each device, the part number indicates elements of the device behavior. Figure 9-1 gives an example of the device nomenclature.





Figure 9-1. Naming Convention



## 9.2 Functional Block Diagram



## 9.3 Feature Description

## 9.3.1 Protection Mechanisms

The TPS1HB50-Q1 is designed to operate in the automotive environment. The protection mechanisms allow the device to be robust against many system-level events such as load dump, reverse battery, short-to-ground, and more.

There are two protection features which, if triggered, will cause the switch to automatically disable:

- Thermal Shutdown
- Current Limit

When any of these protections are triggered, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the SNS pin (see the *Diagnostic Mechanisms* section of the data sheet for more details).

The switch is no longer held off and the fault indication is reset when all of the below conditions are met:

- LATCH pin is low
- t<sub>RETRY</sub> has expired
- All faults are cleared (thermal shutdown, current limit)



## 9.3.1.1 Thermal Shutdown

The TPS1HB50-Q1 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will consider to be a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- (T<sub>J,FET</sub> T<sub>J,controller</sub>) > T<sub>REL</sub>

After the fault is detected, the switch will turn off. If  $T_{J,FET}$  passes  $T_{ABS}$ , the fault is cleared when the switch temperature decreases by the hysteresis value,  $T_{HYS}$ . If instead the  $T_{REL}$  threshold is exceeded, the fault is cleared after  $T_{RETRY}$  passes.

## 9.3.1.2 Current Limit

When  $I_{OUT}$  reaches the current limit threshold,  $I_{CL}$ , the channel will switch off immediately. The  $I_{CL}$  value will vary with slew rate and a fast current increase that occurs during a powered-on short circuit can temporarily go above the specified  $I_{CL}$  value. When the switch is in the FAULT state, it will output an output current  $I_{SNSFH}$  on the SNS pin .

During a short circuit event, the device will hit the  $I_{CL}$  value that is listed in the Electrical Characteristics table (for the given device version and  $R_{ILIM}$ ) and then turn the output off to protect the device. The device will register a short circuit event when the output current exceeds  $I_{CL}$ , however, the measured maximum current can exceed the  $I_{CL}$  value due to the TPS1HB50-Q1 deglitch filter and turn-off time. This deglitch time is defined at 3 µs, so use the test setup described in the *AEC-Q100-012 Short Circuit Reliability* section, and take 3 µs before the peak value as the  $I_{CL}$ . The device is assured to protect itself during a short circuit event over the nominal supple voltage range (as defined in the Electrical Characteristics table) at 125°C.

## 9.3.1.2.1 Current Limit Foldback

Version B of the TPS1HB50-Q1 implements a current limit foldback feature that is designed to protect the device in the case of a long-term fault condition. If the device undergoes fault shutdown events (either of thermal shutdown or current limit) seven consecutive times, the current limit will be reduced to half of the original value. The device will revert back to the original current limit threshold if either of the following occurs:

- The device goes to standby mode.
- The switch turns on and turns off without any fault occurring.

Version A does not implement the current limit foldback due to the lower current limit causing less harm during repetitive long-term faults.

## 9.3.1.2.2 Programmable Current Limit

All versions of the TPS1HB50-Q1 include an adjustable current limit. Some applications (for example, incandescent bulbs) will require a high current limit while other applications can benefit from a lower current limit threshold. In general, wherever possible a lower current limit is recommended due to allowing system advantages through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- Less disturbance at the power supply (V<sub>BB</sub> pin) during a short circuit event
- Improved protection of the downstream load

To set the current limit threshold, connect a resistor from  $I_{LIM}$  to  $V_{BB}$ . The current limit threshold is determined by Equation 1 ( $R_{ILIM}$  in k $\Omega$ ):

$$I_{CL} = K_{CL} / R_{ILIM}$$

(1)

The R<sub>ILIM</sub> range is between 5 k $\Omega$  and 25 k $\Omega$ . An R<sub>ILIM</sub> resistor is required, however in the fault case where the pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document. If R<sub>ILIM</sub> is out of this range, the device cannot assure complete short-circuit protection.



#### Note

Capacitance on the  $I_{LIM}$  pin can cause  $I_{LIM}$  to go out of range during short circuit events. For accurate current limiting, place  $R_{ILIM}$  near to the device with short traces to ensure < 5-pF capacitance to GND on the  $I_{LIM}$  pin.

#### 9.3.1.2.3 Undervoltage Lockout (UVLO)

The device monitors the supply voltage  $V_{BB}$  to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the output stage is shut down automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns back on.

During an initial ramp of  $V_{BB}$  from 0 V at a ramp rate slower than 1 V/ms,  $V_{EN}$  pin will have to be held low until  $V_{BB}$  is above UVLO threshold (with respect to board ground) and the supply voltage to the device has reliably reached above the UVLO condition. For best operation, ensure that  $V_{BB}$  has risen above UVLO before setting the  $V_{EN}$  pin to high.

#### 9.3.1.2.4 V<sub>BB</sub> During Short-to-Ground

When  $V_{OUT}$  is shorted to ground, the module power supply ( $V_{BB}$ ) can have a transient decrease. This decrease is caused by the sudden increase in current flowing through the wiring harness cables. To achieve ideal system behavior, TI recommends that the module maintain  $V_{BB} > 3$  V (above the maximum  $V_{UVLOF}$ ) during  $V_{OUT}$  short-to-ground. This maintenance is typically accomplished by placing bulk capacitance on the power supply node.

#### 9.3.1.3 Voltage Transients

The TPS1HB50-Q1 device contains two types of voltage clamps which protect the FET against system-level voltage transients. The two different clamps are shown in Figure 9-2.

The clamp from  $V_{BB}$  to GND is primarily used to protect the controller from positive transients on the supply line (for example, ISO7637-2). The clamp from  $V_{BB}$  to  $V_{OUT}$  is primarily used to limit the voltage across the FET when switching off an inductive load. If the voltage potential from  $V_{BB}$  to GND exceeds the  $V_{BB}$  clamp level, the clamp will allow current to flow through the device from  $V_{BB}$  to GND (path 2). If the voltage potential from  $V_{BB}$  to  $V_{OUT}$  exceeds the clamping voltage, the power FET will allow current to flow from  $V_{BB}$  to  $V_{OUT}$  (path 3). Additional capacitance from  $V_{BB}$  to GND can increase the reliability of the system during ISO 7637 pulse 2-A testing.




Figure 9-2. Current Path During Supply Voltage Transient



### 9.3.1.3.1 Load Dump

The TPS1HB50-Q1 device is tested according to ISO 16750-2:2010(E) suppressed load dump pulse. The device supports up to 40-V load dump transient and will maintain normal operation during the load dump pulse. If the switch is enabled, it will stay enabled and if the switch is disabled, it will stay disabled.

#### 9.3.1.3.2 Driving Inductive Loads

When switching off an inductive load, the inductor can impose a negative voltage on the output of the switch. The TPS1HB50-Q1 includes a voltage clamp to limit voltage across the FET. The maximum acceptable load inductance is a function of the device robustness.




Figure 9-3. TPS1HB50-Q1 Inductive Discharge (5 mH)

For more information on driving inductive loads, refer to TI's *How To Drive Inductive, Capacitive, and Lighting Loads With Smart High Side Switches* application report.

## 9.3.1.4 Reverse Battery

In the reverse battery condition, the switch will automatically be enabled regardless of the state of EN to prevent excess power dissipation inside the MOSFET body diode. In many applications (for example, resistive loads), the full load current can be present during reverse battery. In order to activate the automatic switch on feature, SEL must have a path to ground from either from the MCU or it needs to be tied to ground through R<sub>PROT</sub> if unused.

There are two options for blocking reverse current in the system. The first option is to place a blocking device (FET or diode) in series with the battery supply, blocking all current paths. The second option is to place a blocking diode in series with the GND node of the high-side switch. This method will protect the controller portion of the switch (path 2), but it will not prevent current from flowing through the load (path 3). The diode used for the second option can be shared amongst multiple high-side switches.

Path 1 shown in Figure 9-4 is blocked inside of the device.






Figure 9-4. Current Path During Reverse Battery

For more information on reverse battery protection, refer to TI's *Reverse Battery Protection for High Side Switches* application note.

## 9.3.1.5 Fault Event – Timing Diagrams

#### Note

All timing diagrams assume that the SEL1 pin is low.

The LATCH, DIA\_EN, and EN pins are controlled by the user. The timing diagrams represent a possible use-case.

Figure 9-5 shows the immediate current limit switch off behavior. The diagram also illustrates the retry behavior. As shown, the switch will remain latched off until the LATCH pin is low.






Figure 9-5. Current Limit – Version A and B - Latched Behavior



Figure 9-6 shows the immediate current limit switch off behavior. In this example, LATCH is tied to GND; hence, the switch will retry after the fault is cleared and  $t_{RETRY}$  has expired.




Figure 9-6. Current Limit - Version A and B - LATCH = 0

When the switch retries after a shutdown event, the SNS fault indication will remain until  $V_{OUT}$  has risen to  $V_{BB}$  – 1.8 V. Once  $V_{OUT}$  has risen, the SNS fault indication is reset and current sensing is available. If there is a short-to-ground and  $V_{OUT}$  is not able to rise, the SNS fault indication will remain indefinitely. Figure 9-7 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.

#### Note

Figure 9-7 assumes that  $t_{RETRY}$  has expired by the time that  $T_J$  reaches the hysteresis threshold.

LATCH = 0 V and DIA\_EN = 5 V






Figure 9-7. Fault Indication During Retry

## 9.3.2 Diagnostic Mechanisms

## 9.3.2.1 VOUT Short-to-Battery and Open-Load


The TPS1HB50-Q1 is capable of detecting short-to-battery and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods.

#### 9.3.2.1.1 Detection With Switch Enabled

When the switch is enabled, the VOUT short-to-battery and open-load conditions can be detected by the current sense feature. In both cases, the load current will be measured through the SNS pin as below the expected value.

#### 9.3.2.1.2 Detection With Switch Disabled

While the switch is disabled, if DIA\_EN is high, an internal comparator will detect the condition of  $V_{OUT}$ . If the load is disconnected (open load condition) or there is a short to battery the  $V_{OUT}$  voltage will be higher than the open load threshold ( $V_{OL,off}$ ) and a fault is indicated on the SNS pin. An internal pull-up of 1 M $\Omega$  is in series with an internal MOSFET switch, so no external component is required if a completely open load must be detected. However, if there is significant leakage or other current draw even when the load is disconnected, a lower value pull-up resistor and switch can be added externally to set the  $V_{OUT}$  voltage above the  $V_{OL,off}$  during open load conditions.



This figure assumes that the device ground and the load ground are at the same potential. In a real system, there can be a ground shift voltage of 1 V to 2 V.

## Figure 9-8. Short to Battery and Open Load Detection

The detection circuitry is only enabled when DIA\_EN = HIGH and EN = LOW. If  $V_{OUT} > V_{OL}$ , the SNS pin will go to the fault level, but if  $V_{OUT} < V_{OL}$  there will be no fault indication. The fault indication will only occur if the SEL1 pin is low.

While the switch is disabled and DIA\_EN is high, the fault indication mechanisms will continuously represent the present status. For example, if  $V_{OUT}$  decreases from greater than  $V_{OL}$  to less than  $V_{OL}$ , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA\_EN or the rising edge of EN.




Figure 9-9. Open Load

## 9.3.2.2 SNS Output

The SNS output can be used to sense the load current if the SEL1 pin is low and there is no fault or device temperature if the SEL1 pin is high and there is no fault. The sense circuit will provide a current that is proportional to the selected parameter. This current will be sourced into an external resistor to create a voltage that is proportional to the selected parameter. This voltage can be measured by an ADC or comparator. In addition, the SNS pin can be used to measure the FET temperature.

To ensure accurate sensing measurement, the sensing resistor must be connected to the same ground potential as the  $\mu$ C ADC.

PARAMETER	TRANSFER FUNCTION				
Load current	$I_{SNSI} = I_{OUT} / K_{SNS} = I_{OUT} / 1500$				
Device temperature	$I_{SNST} = (T_J - 25^{\circ}C) \times dI_{SNST} / dT + 0.85$				

The SNS output will also be used to indicate system faults.  $I_{SNS}$  will go to the predefined level,  $I_{SNSFH}$ , when there is a fault.  $I_{SNSFH}$ ,  $dI_{SNST}/dT$ , and  $K_{SNS}$  are defined in the *Specifications* section.

#### 9.3.2.2.1 R<sub>SNS</sub> Value

The following factors must be considered when selecting the R<sub>SNS</sub> value:

- Current sense ratio (K<sub>SNS</sub>)
- Largest and smallest diagnosable load current required for application operation



- Full-scale voltage of the ADC
- Resolution of the ADC

For an example of selecting  $R_{ISNS}$  value, reference  $R_{ILIM}$  Calculation in the applications section of this data sheet.

#### 9.3.2.2.1.1 High Accuracy Load Current Sense

In many automotive modules, it is required that the high-side switch provide diagnostic information about the downstream load. With more complex loads, high accuracy sensing is required. A few examples follow:

- LED lighting: In many architectures, the body control module (BCM) must be compatible with both incandescent bulbs and also LED modules. The bulb can be relatively simple to diagnose. However, the LED module will consume less current and also can include multiple LED strings in parallel. The same BCM is used in both cases, so the high-side switch can accurately diagnose both load types.
- **Solenoid protection**: Often solenoids are precisely controlled by low-side switches. However, in a fault event, the low-side switch cannot disconnect the solenoid from the power supply. A high-side switch can be used to continuously monitor several solenoids. If the system current becomes higher than expected, the high-side switch can disable the module.

#### 9.3.2.2.1.2 SNS Output Filter

To achieve the most accurate current sense value, TI recommends to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in Figure 10-1 with typical values for the resistor and capacitor. The designer must select a C<sub>SNS</sub> capacitor value based on system requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient response.
- The ADC and microcontroller can also be used for filtering. TI recommends that the ADC collects several measurements of the SNS output. The median value of this data set must be considered as the most accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier data.

#### 9.3.2.3 Fault Indication and SNS Mux

The following faults will be communicated through the SNS output:

- Switch shutdown, due to:
  - Thermal Shutdown
  - Current limit
- Open-Load and V<sub>OUT</sub> shorted-to-battery

Open-load and Short-to-battery are not indicated while the switch is enabled, although these conditions can still be detected through the sense current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event.

The SNS pin will only indicate the fault if the SEL1 pins is low. When the SEL1 pin is high and the device is set to measure temperature, the pin will be measuring the channel FET temperature.



	INPUTS	OUTPUTS	
DIA_EN	SEL1	FAULT DETECT <sup>(1)</sup>	SNS
0	X	X	High-z
1	0	0	Output current
1	1	0	Device temperature
1	0	1	I <sub>SNSFH</sub>
1	1	1	Device temperature

## Table 9-2. Device Version A/B SNS Mux


(1) Fault Detect encompasses multiple conditions:

• Switch shutdown and waiting for retry

• Open Load and Short To Battery

#### 9.3.2.4 Resistor Sharing

Multiple high-side devices can use the same SNS resistor as shown in Figure 9-10. This action reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.






## 9.3.2.5 High-Frequency, Low Duty-Cycle Current Sensing

Some applications will operate with a high-frequency, low duty-cycle PWM or require fast settling of the SNS output. For example, a 250-Hz, 5% duty cycle PWM will have an on-time of only 200  $\mu$ s that must be accommodated. The micro-controller ADC can sample the SNS signal after the defined settling time t<sub>SNSION3</sub>.





## Figure 9-11. Current Sensing in Low-Duty Cycle Applications

## 9.4 Device Functional Modes

During typical operation, the TPS1HB50-Q1 can operate in a number of states that are described below and shown as a state diagram in Figure 9-12.

## 9.4.1 Off

Off state occurs when the device is not powered.

## 9.4.2 Standby

Standby state is a low-power mode used to reduce power consumption to the lowest level. Diagnostic capabilities are not available in Standby mode.

#### 9.4.3 Diagnostic

Diagnostic state can be used to perform diagnostics while the switch is disabled.

#### 9.4.4 Standby Delay

The Standby Delay state is entered when EN and DIA\_EN are low. After t<sub>STBY</sub>, if the EN and DIA\_EN pins are still low, the device will go to Standby State.

#### 9.4.5 Active

In Active state, the switch is enabled. The diagnostic functions can be turned on or off during Active state.

#### 9.4.6 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.






Figure 9-12. State Diagram




## **10 Application and Implementation**

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers must validate and test their design implementation to confirm system functionality.

### **10.1 Application Information**

Figure 10-1 shows the schematic of a typical application of the TPS1HB50-Q1. It includes all standard external components. This section of the datasheet discusses the considerations in implementing commonly required application functionality.



With the ground protection network, the device ground will be offset relative to the microcontroller ground.

#### Figure 10-1. System Diagram

COMPONENT	TYPICAL VALUE	PURPOSE	
R <sub>PROT</sub>	15 kΩ	Protect microcontroller and device I/O pins.	
R <sub>SNS</sub>	1 kΩ	Translate the sense current into sense voltage.	
C <sub>SNS</sub> 100 pF–10 nF		Low-pass filter for the ADC input.	
R <sub>GND</sub>	4.7 kΩ	Stabilize GND potential during turn-off of inductive load.	
D <sub>GND</sub> BAS21 Diode           R <sub>ILIM</sub> 5 kΩ–25 kΩ		Protects device during reverse battery.	
		Set current limit threshold.	
C <sub>VBB1</sub>	4.7 nF to Device GND	Filtering of voltage transients (for example, ESD, ISO7637-2) and improved emissions.	
C <sub>VBB2</sub> 220 nF to Module GN		Stabilize the input supply and filter out low frequency noise.	

#### Table 10-1. Recommended External Components

34

	Table 10-1. Recomm	nended External Components (continued)
COMPONENT TYPICAL VALUE		PURPOSE
C <sub>OUT</sub>	220 nF	Filtering of voltage transients (for example, ESD, ISO7637-2).

#### **10.1.1 Ground Protection Network**

As discussed in the *Reverse Battery* section,  $D_{GND}$  can be used to prevent excessive reverse current from flowing into the device during a reverse battery event. Additionally,  $R_{GND}$  is placed in parallel with  $D_{GND}$  if the switch is used to drive an inductive load. The ground protection network ( $D_{GND}$  and  $R_{GND}$ ) can be shared amongst multiple high-side switches.

A minimum value for  $R_{GND}$  can be calculated by using the absolute maximum rating for  $I_{GND}$ . During the reverse battery condition,  $I_{GND} = V_{BB} / R_{GND}$ :

 $R_{GND} \ge V_{BB} / I_{GND}$ 

- Set V<sub>BB</sub> = –13.5 V
- Set I<sub>GND</sub> = –50 mA (absolute maximum rating)

 $R_{GND} \ge -13.5 \text{ V} / -50 \text{ mA} = 270 \Omega$ 

In this example, it is found that  $R_{GND}$  must be at least 270  $\Omega$ . It is also necessary to consider the power dissipation in  $R_{GND}$  during the reverse battery event:

 $P_{RGND} = V_{BB}^2 / R_{GND}$ 

 $P_{RGND} = (13.5 \text{ V})^2 / 270 \Omega = 0.675 \text{ W}$ 

In practice, R<sub>GND</sub> can not be rated for such a high power. In this case, a larger resistor value must be selected.

#### 10.1.2 Interface With Microcontroller

The ground protection network will cause the device ground to be at a higher potential than the module ground (and microcontroller ground). This offset will impact the interface between the device and the microcontroller.

Logic pin voltage will be offset by the forward voltage of the diode. For input pins (for example, EN), the designer must consider the V<sub>IH</sub> specification of the switch and the V<sub>OH</sub> specification of the microcontroller. For a system that *does not* include D<sub>GND</sub>, it is required that V<sub>OH</sub> > V<sub>IH</sub>. For a system that *does* include D<sub>GND</sub>, it is required that  $V_{OH} > V_{IH}$ . For a system that *does* include D<sub>GND</sub>, it is required that  $V_{OH} > V_{IH}$ . For a system that *does* include D<sub>GND</sub>, it is required that  $V_{OH} > (V_{IH} + V_F)$ . V<sub>F</sub> is the forward voltage of D<sub>GND</sub>.

The sense resistor, R<sub>SNS</sub>, must be terminated to the microcontroller ground. In this case, the ADC can accurately measure the SNS signal even if there is an offset between the microcontroller ground and the device ground.

#### 10.1.3 I/O Protection

R<sub>PROT</sub> is used to protect the microcontroller I/O pins during system-level voltage transients such as ISO pulses or reverse battery. The SNS pin voltage can exceed the ADC input pin maximum voltage if the fault or saturation current causes a high enough voltage drop across the sense resistor. If that can occur in the design (for example, by switching to a high value R<sub>SNS</sub> to improve ADC input level), then an appropriate external clamp has to be designed to prevent a high voltage at the SNS output and the ADC input.

#### 10.1.4 Inverse Current

Inverse current occurs when 0 V <  $V_{BB}$  <  $V_{OUT}$ . In this case, current can flow from  $V_{OUT}$  to  $V_{BB}$ . Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the  $V_{BB}$  node has a transient droop,  $V_{OUT}$  can be greater than  $V_{BB}$ .

The TPS1HB50-Q1 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current can pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.



Copyright © 2021 Texas Instruments Incorporated



#### 10.1.5 Loss of GND

The ground connection can be lost either on the device level or on the module level. If the ground connection is lost, the switch will be disabled. If the switch was already disabled when the ground connection was lost, the switch will remain disabled. When the ground is reconnected, normal operation will resume.

#### 10.1.6 Automotive Standards

The TPS1HB50-Q1 is designed to be protected against all relevant automotive standards to ensure reliable operations when connected to a 12-V automotive battery.

#### 10.1.6.1 ISO7637-2

The TPS1HB50-Q1 is tested according to the ISO7637-2:2011 (E) standard. The test pulses are applied both with the switch enabled and disabled. The test setup includes only the DUT and minimal external components:  $C_{VBB}$ ,  $C_{OUT}$ ,  $D_{GND}$ , and  $R_{GND}$ .

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as: "The function does not perform as designed during the test but returns automatically to normal operation after the test". See Table 10-2 for ISO7637-2:2011 (E) expected results.

TEST PULSE		ERITY LEVEL WITH NAL PERFORMANCE	MINIMUM NUMBER OF PULSES OR TEST	BURST CYCLE / PUL	SE REPETITION TIME
FULSE	LEVEL	US	TIME	MINIMUM	MAXIMUM
1	III	–112 V	500 pulses	0.5 s	—
2a <sup>(1)</sup>	III	+55 V	500 pulses	0.20	5 s
2b	IV	+10 V	10 pulses	0.5 s	5 s
3a	IV	–220 V	1 hour	90 ms	100 ms
3b	IV	+150 V	1 hour	90 ms	100 ms

#### Table 10-2. ISO7637-2:2011 (E) Results

(1)  $1-\mu F$  capacitance on C<sub>VBB</sub> is required for passing level 3 ISO7637 pulse 2 A.

## 10.1.6.2 AEC-Q100-012 Short Circuit Reliability

The TPS1HB50-Q1 is tested according to the AEC-Q100-012 Short Circuit Reliability standard. This test is performed to demonstrate the robustness of the device against  $V_{OUT}$  short-to-ground events. Test conditions and test procedures are summarized in Table 10-3. For further details, refer to the AEC-Q100-012 standard document.

Test conditions:

- LATCH = 0 V
- R<sub>ILIM</sub> = 5 kΩ
- 10 units from 3 separate lots for a total of 30 units.
- $L_{supply} = 5 \ \mu H$ ,  $R_{supply} = 10 \ m\Omega$
- V<sub>BB</sub> = 14 V

Test procedure:

- · Parametric data is collected on each unit pre-stress
- Each unit is enabled into a short-circuit with the required short circuit cycles or duration as specified
- · Functional testing is performed on each unit post-stress to verify that the part still operates as expected

The cold repetitive test is run at 85°C which is the worst case condition for the device to sustain a short circuit. The cold repetitive test refers to the device being given time to cool down between pulses, rather than being run at a cold temperature. The load short circuit is the worst case situation, since the energy stored in the cable inductance can cause additional harm. The fast response of the device ensures current limiting occurs quickly and at a current close to the load short condition. In addition, the hot repetitive test is performed as well.



Table 10-3. AEC-Q100-012 Test Results					
TEST	LOCATION OF SHORT	DEVICE VERSION	NO. OF CYCLES / DURATION	NO. OF UNITS	NO. OF FAILS
Cold Repetitive - Long Pulse <sup>(1)</sup>	Load Short Circuit, L <sub>short</sub> = 5 μH, R <sub>short</sub> = 200 mΩ, T <sub>A</sub> = 85°C	В	100 k cycles	30	0
Hot Repetitive - Long Pulse	Load Short Circuit, L <sub>short</sub> = 5 $\mu$ H, R <sub>short</sub> = 100 mΩ, T <sub>A</sub> = 25°C	В	100 hours	30	0

#### AEC 0400 040 Test De Table 40.0

(1) For Cold Repetitive short, 200-m $\Omega$  R<sub>short</sub> is used so that the device is at a higher junction temperature before the short circuit event, increasing the harshness of the test.

#### **10.1.7 Thermal Information**

When outputting current, the TPS1HB50-Q1 will heat up due to the power dissipation. The transient thermal impedance curve can be used to determine the device temperature during a pulse of a given length. This  $Z_{\theta,JA}$ value corresponds to a JEDEC standard 2s2p thermal test PCB with thermal vias.




Figure 10-2. TPS1HB50-Q1 Transient Thermal Impedance

## **10.2 Typical Application**

This application example demonstrates how the TPS1HB50-Q1 device can be used to power resistive heater loads in automotive seats. In this example, we consider a heater load that is powered by the device. This is just one example of the many applications where this device can fit.






Figure 10-3. Block Diagram for Powering Heater Load

### **10.2.1 Design Requirements**

For this design example, use the input parameters shown in Table 10-4.

Table 10-4. Design Parameters							
DESIGN PARAMETER	EXAMPLE VALUE						
V <sub>BB</sub>	13.5 V						
Load - Heater	45-W max						
Load Current Sense	30 mA to 6 A						
I <sub>LIM</sub>	4.5 A						
Ambient temperature	70°C						
R <sub>θJA</sub>	37°C/W (depending on PCB)						
Device Version	А						

### Table 10-4 Design Parameters

## 10.2.2 Detailed Design Procedure

### 10.2.2.1 Thermal Considerations

The 45 W heater load will cause a DC current in the channel under maximum load power condition of around 3.3 A. Therefore, this current at 13.5 V will assume worst case heating.

Power dissipation in the switch is calculated in Equation 4.  $R_{ON}$  is assumed to be 100 m $\Omega$  because this is the maximum specification at high temperature. In practice,  $R_{ON}$  will almost always be lower.

$$P_{FET} = I^2 \times R_{ON}$$

(4)

$$T_J = T_A + R_{\theta JA} \times P_{FET}$$
 (6)  
 $T_J = 70^{\circ}C + 37^{\circ}C/W \times 1.09 W = 110.3^{\circ}C$ 

The maximum junction temperature rating for the TPS1HB50-Q1 is  $T_J = 150^{\circ}$ C. Based on the above example calculation, the device temperature will stay below the maximum rating even at this high level of current.

### 10.2.2.2 R<sub>ILIM</sub> Calculation

In this application, the TPS1HB50-Q1 must allow for the maximum DC current with margin but minimize the energy in the switch during a fault condition by minimizing the current limit. For this application, the best  $I_{LIM}$  set point is approximately 4.5. Equation 7 allows you to calculate the  $R_{ILIM}$  value that is placed from the  $I_{LIM}$  pins to  $V_{BB}$ .  $R_{ILIM}$  is calculated in k $\Omega$ .

$$R_{\rm ILIM} = K_{\rm CL} / I_{\rm CL} \tag{7}$$

Because this device is version A, the K<sub>CL</sub> value in the Specifications section is A × k $\Omega$ .

$$R_{ILIM} = 40 (A \times k\Omega) / 4.5 A = 8.89 k\Omega$$

For a  $I_{LIM}$  of 4.5 A, the  $R_{ILIM}$  value must be set at around 8.89 k $\Omega$ .

### 10.2.2.3 Diagnostics

If the resistive heating load is disconnected (heater malfunction), an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS1HB50-Q1 device. Under open load condition, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

#### 10.2.2.3.1 Selecting the R<sub>ISNS</sub> Value

Table 10-5 shows the requirements for the load current sense in this application. The  $K_{SNS}$  value is specified for the device and can be found in the *Specifications* section.

600								
PARAMETER	EXAMPLE VALUE							
Current Sense Ratio (K <sub>SNS</sub> )	1500							
Largest diagnosable load current	6 A							
Smallest diagnosable load current	30 mA							
Full-scale ADC voltage	5 V							
ADC resolution	10 bit							

 Table 10-5. R<sub>SNS</sub> Calculation Parameters

The load current measurement requirements of 6 A ensures that even in the event of a overcurrent surpassing the set current limit, the MCU can register and react by shutting down the TPS1HB50-Q1, while the low level of 30 mA allows for accurate measurement of low load currents.

The R<sub>SNS</sub> resistor value must be selected such that the largest diagnosable load current puts V<sub>SNS</sub> at about 95% of the ADC full-scale. With this design, any ADC value above 95% can be considered a fault. Additionally, the R<sub>SNS</sub> resistor value must ensure that the smallest diagnosable load current does not cause V<sub>SNS</sub> to fall below 1 LSB of the ADC. With the given example values, a 1.2-k $\Omega$  sense resistor satisfies both requirements shown in Table 10-6.

RUMENTS

www.ti.com

(8)

Copyright © 2021 Texas Instruments Incorporated

Table 10-6. V <sub>SNS</sub> Calculation										
LOAD (A)         SENSE RATIO         I <sub>SNS</sub> (mA)         R <sub>SNS</sub> (Ω)         V <sub>SNS</sub> (V)         % of 5-V AD										
0.03	1500	0.02	1200	0.024	0.5%					
6	1500	4	1200	4.800	96.0%					

### **11 Power Supply Recommendations**

The TPS1HB50-Q1 device is designed to operate in a 12-V automotive system. The nominal supply voltage range is 6 V to 18 V as measured at the  $V_{BB}$  pin with respect to the GND pin of the device. In this range the device meets full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. When operating outside of the nominal voltage range but within the operating voltage range, the device will exhibit normal functional behavior. However, parametric specifications can not be specified outside the nominal supply voltage range.

V <sub>BB</sub> VOLTAGE RANGE	NOTE						
3 V to 6 V	Transients such as cold crank and start-stop, functional operation are specified but some parametric specifications can not apply. The device is completely short-circuit protected up to 125°C.						
6 V to 18 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.						
18 V to 40 V	Transients such as jump-start and load-dump, functional operation specified but some parametric specifications can not apply.						

### Table 11-1. Operating Voltage Range

39



## 12 Layout

### 12.1 Layout Guidelines

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour can extend beyond the package dimensions as shown in the example below. In addition to this, TI recommends to also have a  $V_{BB}$  plane either on one of the internal PCB layers or on the bottom layer.

Vias must connect this plane to the top  $V_{\text{BB}}$  pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the  $R_{ILIM}$  is far from the pins and extra parasitics are introduced.

### 12.2 Layout Example

The layout example is for device versions A/B.




Figure 12-1. 16-PWP Layout Example



### 13 Device and Documentation Support

### **13.1 Documentation Support**

#### 13.1.1 Related Documentation

For related documentation see the following:

- TI's How To Drive Inductive, Capacitive, and Lighting Loads with Smart High Side Switches
- TI's Short-Circuit Reliability Test for Smart Power Switch
- TI's Reverse Battery Protection for High Side Switches
- TI's Adjustable Current Limit of Smart Power Switches

#### **13.2 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### **13.3 Support Resources**

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 13.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### **13.5 Electrostatic Discharge Caution**



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 13.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



12-Dec-2020

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS1HB50AQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	(6) NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB50AQ	Samples
TPS1HB50BQPWPRQ1	ACTIVE	HTSSOP	PWP	16	3000	RoHS-Exempt & Green	NIPDAU	Level-3-260C-168HRS	-40 to 125	1HB50BQ	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

12-Dec-2020


## PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS1HB50AQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS1HB50BQPWPRQ1	HTSSOP	PWP	16	3000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

28-May-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS1HB50AQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0
TPS1HB50BQPWPRQ1	HTSSOP	PWP	16	3000	350.0	350.0	43.0

## **GENERIC PACKAGE VIEW**

### **PWP 16**

# PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.




## **PWP0016M**



## **PACKAGE OUTLINE**

## **PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height**

SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.




PowerPAD is a trademark of Texas Instruments.

## **PWP0016M**

## **EXAMPLE BOARD LAYOUT**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.




## **PWP0016M**

## **EXAMPLE STENCIL DESIGN**

## PowerPAD<sup>™</sup> TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated