

---

# PCIe-6353 and USB-6353

---

2022-10-07

# Contents

PCIe-6353 and USB-6353 Specifications. . . . . 3

# PCIe-6353 and USB-6353 Specifications

The following specifications are typical at 25 °C, unless otherwise noted. For more information about the PCIe-6353 and USB-6353, refer to the **X Series User Manual** available from [ni.com/manuals](http://ni.com/manuals).

## Analog Input

Number of channels	16 differential or 32 single ended
ADC resolution	16 bits
DNL	No missing codes guaranteed
INL	Refer to the <b>AI Absolute Accuracy</b> section.
<b>Sample rate</b>	
Single channel maximum	1.25 MS/s
Multichannel maximum (aggregate)	1.00 MS/s
Minimum	No minimum
Timing resolution	10 ns
Timing accuracy	50 ppm of sample rate
Input coupling	DC

Input range	$\pm 0.1\text{ V}$ , $\pm 0.2\text{ V}$ , $\pm 0.5\text{ V}$ , $\pm 1\text{ V}$ , $\pm 2\text{ V}$ , $\pm 5\text{ V}$ , $\pm 10\text{ V}$
Maximum working voltage for analog inputs (signal + common mode)	$\pm 11\text{ V}$ of AI GND
CMRR (DC to 60 Hz)	100 dB
<b>Input impedance</b>	
<b>Device on</b>	
AI+ to AI GND	$>10\text{ G}\Omega$ in parallel with 100 pF
AI- to AI GND	$>10\text{ G}\Omega$ in parallel with 100 pF
<b>Device off</b>	
AI+ to AI GND	820 $\Omega$
AI- to AI GND	820 $\Omega$
Input bias current	$\pm 100\text{ pA}$
<b>Crosstalk (at 100 kHz)</b>	
Adjacent channels	-75 dB
Non-adjacent channels	-95 dB
Small signal bandwidth (-3 dB)	1.7 MHz
Input FIFO size	2,047 samples

Scan list memory	4,095 entries
<b>Data transfers</b>	
PCIe	DMA (scatter-gather), programmed I/O
USB	USB Signal Stream, programmed I/O
<b>Overvoltage protection for all analog input and sense channels</b>	
Device on	$\pm 25$ V for up to two AI pins
Device off	$\pm 15$ V for up to two AI pins
Input current during overvoltage condition	$\pm 20$ mA max/AI pin

## Settling Time for Multichannel Measurements

Range	$\pm 60$ ppm of Step ( $\pm 4$ LSB for Full-Scale Step)	$\pm 15$ ppm of Step ( $\pm 1$ LSB for Full-Scale Step)
$\pm 10$ V, $\pm 5$ V, $\pm 2$ V, $\pm 1$ V	1 $\mu$ s	1.5 $\mu$ s
$\pm 0.5$ V	1.5 $\mu$ s	2 $\mu$ s
$\pm 0.2$ V, $\pm 0.1$ V	2 $\mu$ s	8 $\mu$ s

# Typical Performance Graphs

Figure 1. Settling Error versus Time for Different Source Impedances




Figure 2. AI <0..31> Small Signal Bandwidth





Figure 3. AI <0..31> CMRR



## AI Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	Random Noise, $\sigma$ ( $\mu$ Vrms)	Absolute Accuracy at Full Scale ( $\mu$ V)
10	-10	48	13	21	281	1,520
5	-5	55	13	21	137	800
2	-2	55	13	24	56	320
1	-1	65	17	27	35	180
0.5	-0.5	68	17	34	26	95
0.2	-0.2	95	27	55	21	50
0.1	-0.1	108	45	90	16	32

Table 1. AI Absolute Accuracy

For more information about absolute accuracy at full scale, refer to the [AI Absolute Accuracy Example](#) section.

Gain tempco	13 ppm/°C
Reference tempco	1 ppm/°C

INL error	46 ppm of range
-----------	-----------------

**Note** Accuracies listed are valid for up to two years from the device external calibration.

## AI Absolute Accuracy Equation

**AbsoluteAccuracy = Reading · (GainError) + Range · (OffsetError) + NoiseUncertainty**

- **GainError = ResidualGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal)**
- **OffsetError = ResidualOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError**
- **NoiseUncertainty =**  

$$\frac{\text{Random Noise}}{\sqrt{10,000}} \cdot 3$$
for a coverage factor of 3  $\sigma$  and averaging 10,000 points.

## AI Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number\_of\_readings = 10,000
- CoverageFactor = 3  $\sigma$

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

- GainError = 48 ppm + 13 ppm · 1 + 1 ppm · 10 = 71 ppm
- OffsetError = 13 ppm + 21 ppm · 1 + 46 ppm = 80 ppm



- $\text{NoiseUncertainty} = \frac{281 \mu\text{V} \cdot 3}{\sqrt{10,000}}$   
= 8.4  $\mu\text{V}$
- $\text{AbsoluteAccuracy} = 10 \text{ V} \cdot (\text{GainError}) + 10 \text{ V} \cdot (\text{OffsetError}) + \text{NoiseUncertainty} = 1,520 \mu\text{V}$

## Analog Triggers

Number of triggers	1
Source	AI <0..31>, APFI <0..1>
Functions	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
<b>Source level</b>	
AI <0..31>	±Full scale
APFI <0..1>	±10 V
Resolution	16 bits
Modes	Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering
<b>Bandwidth (-3 db)</b>	
AI <0..31>	3.4 MHz
APFI <0..1>	3.9 MHz
Accuracy	±1% of range

**APFI <0..1> characteristics**

Input impedance	10 k $\Omega$
Coupling	DC
Protection, power on	$\pm 30$ V
Protection, power off	$\pm 15$ V

## Analog Output

Number of channels	4
DAC resolution	16 bits
DNL	$\pm 1$ LSB
Monotonicity	16 bit guaranteed
Accuracy	Refer to the <a href="#">AO Absolute Accuracy</a> table.
<b>Maximum update rate</b>	
1 channel	2.86 MS/s
2 channels	2.00 MS/s
3 channels	1.54 MS/s
4 channels	1.25 MS/s
Timing accuracy	50 ppm of sample rate

Timing resolution	10 ns
Output range	$\pm 10$ V, $\pm 5$ V, $\pm$ external reference on APFI <0..1>
Output coupling	DC
Output impedance	0.2 $\Omega$
Output current drive	$\pm 5$ mA
Overdrive protection	$\pm 25$ V
Overdrive current	26 mA
Power-on state	$\pm 5$ mV
<b>Power on/off glitch</b>	
PCIe	1.5 V peak for 200 ms
USB	1.5 V for 1.2 s <sup>[1]</sup>
Output FIFO size	8,191 samples shared among channels used
<b>Data transfers</b>	
PCIe	DMA (scatter-gather), programmed I/O
USB	USB Signal Stream, programmed I/O
AO waveform modes	Non-periodic waveform, periodic waveform regeneration mode from onboard FIFO, periodic waveform regeneration from host buffer including dynamic update


Settling time, full-scale step, 15 ppm (1 LSB)	2 $\mu$ s
Slew rate	20 V/ $\mu$ s
Glitch energy at midscale transition, $\pm$ 10 V range	10 nV $\cdot$ s

## External Reference

### APFI <0..1> characteristics

Input impedance	10 k $\Omega$
Coupling	DC
Protection, device on	$\pm$ 30 V
Protection, device off	$\pm$ 15 V
Range	$\pm$ 11 V
Slew rate	20 V/ $\mu$ s

Figure 4. AO External Reference Bandwidth



## AO Absolute Accuracy

Absolute accuracy at full-scale numbers is valid immediately following self calibration and assumes the device is operating within 10 °C of the last external calibration.

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Gain Tempco (ppm/°C)	Reference Tempco (ppm/°C)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/°C)	INL Error (ppm of Range)	Absolute Accuracy at Full Scale (μV)
10	-10	63	17	1	33	2	64	1,890
5	-5	70	8	1	33	2	64	935

Table 2. AO Absolute Accuracy

**Note** Accuracies listed are valid for up to two years from the device external calibration.

## AO Absolute Accuracy Equation

$$\text{AbsoluteAccuracy} = \text{OutputValue} \cdot (\text{GainError}) + \text{Range} \cdot (\text{OffsetError})$$

- **GainError = ResidualGainError + GainTempco · (TempChangeFromLastInternalCal) + ReferenceTempco · (TempChangeFromLastExternalCal)**
- **OffsetError = ResidualOffsetError + OffsetTempco · (TempChangeFromLastInternalCal) + INLError**

## Digital I/O/PFI

### Static Characteristics

Number of channels	48 total, 32 (P0.<0..31>), 16 (PFI <0..7>/P1, PFI <8..15>/P2)
--------------------	---

Ground reference	D GND
Direction control	Each terminal individually programmable as input or output
Pull-down resistor	50 k $\Omega$ typical, 20 k $\Omega$ minimum
Input voltage protection	$\pm 20$ V on up to two pins

**Caution** Stresses beyond those listed under the **Input voltage protection** specification may cause permanent damage to the device.

## Waveform Characteristics (Port 0 Only)

Terminals used	Port 0 (P0.<0..31>)
Port/sample size	Up to 32 bits
Waveform generation (DO) FIFO	2,047 samples
Waveform acquisition (DI) FIFO	255 samples
<b>DI Sample Clock frequency</b>	
PCIe	0 to 10 MHz, system and bus activity dependent
USB	0 to 1 MHz, system and bus activity dependent
<b>DO Sample Clock frequency</b>	
<b>PCIe</b>	
Regenerate from FIFO	0 to 10 MHz

Streaming from memory	0 to 10 MHz, system and bus activity dependent
<b>USB</b>	
Regenerate from FIFO	0 to 10 MHz
Streaming from memory	0 to 1 MHz, system and bus activity dependent
<b>Data transfers</b>	
PCIe	DMA (scatter-gather), programmed I/O
USB	USB Signal Stream, programmed I/O
Digital line filter settings	160 ns, 10.24 $\mu$ s, 5.12 ms, disable

## PFI/Port 1/Port 2 Functionality

Functionality	Static digital input, static digital output, timing input, timing output
Timing output sources	Many AI, AO, counter, DI, DO timing signals
Debounce filter settings	90 ns, 5.12 $\mu$ s, 2.56 ms, custom interval, disable; programmable high and low transitions; selectable per input

## Recommended Operating Conditions

<b>Input high voltage (<math>V_{IH}</math>)</b>	
Minimum	2.2 V
Maximum	5.25 V

<b>Input low voltage (<math>V_{IL}</math>)</b>	
Minimum	0 V
Maximum	0.8 V
<b>Output high current (<math>I_{OH}</math>)</b>	
P0.<0..31>	-24 mA maximum
PFI <0..15>/P1/P2	-16 mA maximum
<b>Output low current (<math>I_{OL}</math>)</b>	
P0.<0..31>	24 mA maximum
PFI <0..15>/P1/P2	16 mA maximum

## Digital I/O Characteristics

Positive-going threshold ( $V_{T+}$ )	2.2 V maximum
Negative-going threshold ( $V_{T-}$ )	0.8 V minimum
Delta VT hysteresis ( $V_{T+} - V_{T-}$ )	0.2 V minimum
$I_{IL}$ input low current ( $V_{IN} = 0$ V)	-10 $\mu$ A maximum
$I_{IH}$ input high current ( $V_{IN} = 5$ V)	250 $\mu$ A maximum



Figure 5. P0.<0..31>:  $I_{OH}$  versus  $V_{OH}$




Figure 6. P0.<0..31>:  $I_{OL}$  versus  $V_{OL}$




Figure 7. PFI <0..15>/P1/P2:  $I_{OH}$  versus  $V_{OH}$





Figure 8. PFI <0..15>/P1/P2:  $I_{OL}$  versus  $V_{OL}$



## General-Purpose Counters

Number of counter/timers	4
Resolution	32 bits
Counter measurements	Edge counting, pulse, pulse width, semi-period, period, two-edge separation

Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding
Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks	100 MHz, 20 MHz, 100 kHz
External base clock frequency	0 MHz to 25 MHz
Base clock accuracy	50 ppm
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock
<b>Routing options for inputs</b>	
PCIe	Any PFI, RTSI, analog trigger, many internal signals
USB	Any PFI, analog trigger, many internal signals
FIFO	127 samples per counter
<b>Data transfers</b>	
PCIe	Dedicated scatter-gather DMA controller for each counter/timer, programmed I/O
USB	USB Signal Stream, programmed I/O

## Frequency Generator

Number of channels	1
Base clocks	20 MHz, 10 MHz, 100 kHz

Divisors	1 to 16
Base clock accuracy	50 ppm

Output can be available on any PFI or RTSI terminal.

## Phase-Locked Loop

Number of PLLs		1
Reference Signal	PCIe Locking Input Frequency (MHz)	USB Locking Input Frequency (MHz)
RTSI <0..7>	10, 20	—
PFI <0..15>	10, 20	10

Table 3. Reference Clock Locking Frequencies

Output of PLL	100 MHz Timebase; other signals derived from 100 MHz Timebase including 20 MHz and 100 kHz Timebases
---------------	--

## External Digital Triggers

<b>Source</b>	
PCIe	Any PFI, RTSI
USB	Any PFI
Polarity	Software-selectable for most signals
Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase

Analog output function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Counter/timer functions	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock
Digital waveform generation (DO) function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Digital waveform acquisition (DI) function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase

## Device-to-Device Trigger Bus

<b>Input Source</b>	
PCIe	RTSI <0..7>
USB	None
<b>Output destination</b>	
PCIe	RTSI <0..7>
USB	None
Output selections	10 MHz Clock, frequency generator output, many internal signals
Debounce filter settings	90 ns, 5.12 $\mu$ s, 2.56 ms, custom interval, disable; programmable high and low transitions; selectable per input

## Bus Interface

**PCIe**

Form factor	x1 PCI Express, specification v1.1 compliant
Slot compatibility	x1, x4, x8, and x16 PCI Express slots <a href="#">[2]</a>
DMA channels	8, analog input, analog output, digital input, digital output, counter/timer 0, counter/timer 1, counter/timer 2, counter/timer 3

**USB**

USB compatibility	USB 2.0 Hi-Speed or full-speed <a href="#">[3]</a>
USB Signal Stream	8, can be used for analog input, analog output, digital input, digital output, counter/timer 0, counter/timer 1, counter/timer 2, counter/timer 3

## Power Requirements

**PCIe****Without disk drive power connector installed**

+3.3 V	4.6 W
+12 V	5.4 W

**With disk drive power connector installed**

+3.3 V	1.6 W
+12 V	5.4 W
+5.0 V	15 W

**USB**

Power supply requirements	11 to 30 VDC, 30 W, 2 positions 3.5 mm pitch pluggable screw terminal with screw locks similar to Phoenix Contact MC 1,5/2-STF-3,5 BK
Power input mating connector	Phoenix Contact MC 1,5/2-GF-3,5 BK or equivalent

**Caution** NI USB-6353 devices must be powered with an NI offered AC adapter or a National Electric Code (NEC) Class 2 DC source that meets the power requirements for the device and has appropriate safety certification marks for country of use.

## Current Limits

**Caution** Exceeding the current limits may cause unpredictable behavior by the device and/or PC.

### PCIe

#### Without disk drive power connector installed

P0/PFI/P1/P2 and +5 V terminals combined 0.59 A max

#### With disk drive power connector installed

+5 V terminal (connector 0) 1 A max<sup>[4]</sup>

+5 V terminal (connector 1) 1 A max<sup>[4]</sup>

P0/PFI/P1/P2 combined 1 A max

### USB

+5 V terminal	1 A max <sup>[4]</sup>
P0/PFI/P1/P2 and +5 V terminals combined	2 A max

## Physical Characteristics

<b>Printed circuit board dimensions</b>	
PCIe	9.9 × 16.8 cm (3.9 × 6.6 in.) (half-length)
<b>Enclosure dimensions (includes connectors)</b>	
USB	26.4 × 17.3 × 3.6 cm (10.4 × 6.8 × 1.4 in.)
<b>Weight</b>	
PCIe	169 g (5.9 oz)
USB	1.42 kg (3 lb 2 oz)
<b>I/O connector</b>	
PCIe	2 68-pin VHDCI
USB	128 screw terminals
Manufacturer, Part Number	Description
MOLEX 71430-0011	68-Pos Right Angle Single Stack PCB-Mount VHDCI (Receptacle)
MOLEX 74337-0016	68-Pos Right Angle Dual Stack PCB-Mount VHDCI (Receptacle)
MOLEX 71425-3001	68-Pos Offset IDC Cable Connector (Plug) (SHC68-*)

Table 4. Mating Connectors



PCIe disk drive power connector	Standard ATX peripheral connector (not serial ATA)
USB screw terminal wiring	16-24 AWG

## Calibration

Recommended warm-up time	15 minutes
Calibration interval	2 years

## Maximum Working Voltage

**Maximum working voltage** refers to the signal voltage plus the common-mode voltage.

Channel to earth	11 V, Measurement Category I
------------------	------------------------------

**Caution** Do not use for measurements within Categories II, III, or IV.

## Environmental

<b>Operating temperature</b>	
PCIe	0 to 50 °C
USB	0 to 45 °C
Storage temperature	-40 to 70 °C
Operating humidity	10 to 90% RH, noncondensing

Storage humidity	5 to 95% RH, noncondensing
Pollution Degree	2
Maximum altitude	2,000 m

Indoor use only.

## Safety Compliance Standards

This product is designed to meet the requirements of the following electrical equipment safety standards for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA C22.2 No. 61010-1

**Note** For safety certifications, refer to the product label or the [Product Certifications and Declarations](#) section.

## Electromagnetic Compatibility

## CE Compliance

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)
- 2011/65/EU; Restriction of Hazardous Substances (RoHS)
- 2014/53/EU; Radio Equipment Directive (RED)
- 2014/34/EU; Potentially Explosive Atmospheres (ATEX)

## Product Certifications and Declarations


Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for NI products, visit [ni.com/product-certifications](https://ni.com/product-certifications), search by model number, and click the appropriate link.

## Environmental Management


NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the **Engineering a Healthy Planet** web page at [ni.com/environment](https://ni.com/environment). This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

## EU and UK Customers

-  **Waste Electrical and Electronic Equipment (WEEE)**—At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit [ni.com/environment/weee](https://ni.com/environment/weee).

## 电子信息产品污染控制管理办法（中国 RoHS）

-  **中国 RoHS**—NI 符合中国电子信息产品中限制使用某些有害物质指令(RoHS)。关于 NI 中国 RoHS 合规性信息，请登录 [ni.com/environment/rohs\\_china](https://ni.com/environment/rohs_china)。(For information about China RoHS compliance, go to [ni.com/environment/rohs\\_china](https://ni.com/environment/rohs_china).)

# Device Pinouts

Figure 9. NI PCIe-6353 Pinout





Figure 10. NI USB-6353 Pinout



<sup>1</sup> Typical behavior. Time period may be longer due to host system USB performance. Time period will be longer during firmware updates.

<sup>2</sup> Some motherboards reserve the x16 slot for graphics use. For PCI Express guidelines, refer to [ni.com/pciexpress](http://ni.com/pciexpress).

<sup>3</sup> Operating on a full-speed bus results in lower performance, and you might not be able to achieve maximum sampling/update rates.

<sup>4</sup> Has a self-resetting fuse that opens when current exceeds this specification.