


# LOW-VOLTAGE 10-BIT BUS SWITCH WITH ACTIVE HIGH AND LOW ENABLES


#### **DESCRIPTION: FEATURES:** 5Ω A/B bi-directional switch The CBTLV3862 provides ten bits of high-speed bus switching with low Isolation Under Power-Off Conditions on-state resistance of the switch allowing connections to be made with · Over-voltage tolerant minimal propagation delay. · Latch-up performance exceeds 100mA The device is organized as one 10-bit bus switch. The switches are • Vcc = 2.3V - 3.6V, normal range controlled by independent active-low enable (OE) and active-high enable ESD >2000V per MIL-STD-883, Method 3015; >200V using (OE) controls. machine model (C = 200pF, R = 0) To ensure the high-impedance state during power up or power down, · Available in SSOP, QSOP, and TSSOP packages OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver, and OE should be tied to GND. **APPLICATIONS:**

• 3.3V High Speed Bus Switching and Bus Isolation

## FUNCTIONAL BLOCK DIAGRAM

#### SIMPLIFIED SCHEMATIC, EACH SWITCH






The IDT logo is a registered trademark of Integrated Device Technology, Inc.

#### **DECEMBER 2014**

#### **PIN CONFIGURATION**



SSOP/ QSOP/ TSSOP TOP VIEW

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max.	Unit
Vcc	Supply Voltage Range	-0.5 to 4.6	V
VI	Input Voltage Range	-0.5 to 4.6	V
	Continuous Channel Current	128	mA
Ік	Input Clamp Current, VI/O < 0	-50	mA
Tstg	Storage Temperature Range	-65 to +150	°C

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **FUNCTION TABLE<sup>(1)</sup>**

Inputs			
OE	ŌĒ	Function	
L	L	Disconnect	
L	Н	Disconnect	
Н	L	A Port = B Port	
Н	Н	Disconnect	

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level

#### OPERATING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vcc	Supply Voltage		2.3	3.6	V
Viн	High-Level Control Input Voltage	Vcc = 2.3V to 2.7V	1.7	—	V
		Vcc = 2.7V to 3.6V	2	—	
Vil	Low-Level Control Input Voltage	Vcc = 2.3V to 2.7V	—	0.7	V
		Vcc = 2.7V to 3.6V	—	0.8	
TA	Operating Free-Air Temperature		-40	+85	°C

NOTE:

1. All unused control inputs of the device must be held at Vcc or GND to ensure proper device operation.

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}C$  to +85°C

Symbol	Parameter	Test Conditions		Min.	Тур. <sup>(1)</sup>	Max.	Unit
Vik	Control Inputs, Data I/O	Vcc = 3V, li = -18mA		_	_	-1.2	V
li	Control Inputs, Data I/O	Vcc = 3.6V, VI = Vcc or GNE	)	_	—	±1	μA
loz	Data I/O	Vcc = 3.6V, Vo = 0V or 3.6V	switch disabled	_	_	5	μA
loff		Vcc = 0V, VI or Vo = 0V or 3	.6V	_	—	50	μA
lcc		Vcc = 3.6V, Io = 0, VI = Vcc	or GND	_	—	10	μA
$\Delta ICC^{(2)}$	Control Inputs	Vcc = 3.6V, one input at 3V, other inputs at Vcc or GND		_	—	300	μA
Сі	Control Inputs	VI = 3V or 0		_	4	_	pF
CIO(OFF)		Vo = 3V or 0 (switch off)		_	6	_	pF
	Vcc = 2.3V	VI = 0	Io = 64mA	_	5	8	
	Typ. at Vcc = 2.5V		lo = 24mA	_	5	8	
Ron <sup>(3)</sup>		VI = 1.7V	lo = 15mA	_	27	40	Ω
		VI = 0	Io = 64mA	—	5	7	
	Vcc = 3V		lo = 24mA		5	7	
		VI = 2.4V	Io = 15mA	_	10	15	

NOTES:

1. Typical Values are at Vcc = 3.3V, +25°C ambient.

2. The increase in supply current is attributable to each input that is at the specified voltage level rather than Vcc or GND.

3. This is measured by the voltage drop between the A and B terminals at the indicated current through the switch.

## **SWITCHING CHARACTERISTICS**

		$Vcc = 2.5V \pm 0.2V$		Vcc = 3.3V ± 0.3V		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tPD <sup>(1)</sup>	Propagation Delay	—	0.15	—	0.25	ns
	A to B or B to A					
ten	Output Enable Time	1	4.5	1	4.2	ns
	OE to A or B					
tois	Output Disable Time	1	5	1	5	ns
	OE to A or B					
<b>t</b> EN	Output Enable Time	1	4.5	1	4.2	ns
	OE to A or B					
tois	Output Disable Time	1	5	1	6	ns
	OE to A or B					


NOTE:

1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impededance).

## **TEST CIRCUITS AND WAVEFORMS**

#### **TEST CONDITIONS**

Symbol	Vcc <sup>(1)</sup> =3.3V±0.3V	Vcc <sup>(2)</sup> =2.5V±0.2V	Unit
VLOAD	6	2 x Vcc	V
Vih	3	Vcc	V
Vт	1.5	Vcc/2	V
Vlz	300	150	mV
Vнz	300	150	mV
CL	50	30	рF



#### Test Circuits for All Outputs

**DEFINITIONS:** 

CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


NOTES:

1. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2.5ns; tR  $\leq$  2.5ns.


2. Pulse Generator for All Pulses: Rate  $\leq$  10MHz; tF  $\leq$  2ns; tR  $\leq$  2ns.

## **SWITCH POSITION**

Test	Switch
tplz/tpzL	VLOAD
tрнz/tpzн	GND
tPD	Open



#### Propagation Delay




#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

Enable and Disable Times

#### **ORDERING INFORMATION**



## **Datasheet Document History**

12/18/2014 Pg. 5 Updated the ordering information by removing the "IDT" notation, non RoHS part and by adding Tape and Reel information.

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>