

Description

The F1451 is a High Gain / High Linearity 450MHz to 1100MHz TX Digital Variable Gain Amplifier used in transmitter applications.

The F1451 TX DVGA provides 32dB maximum gain with +41.5dBm OIP3 and 3.6dB noise figure. Up to 29.5dB gain control is achieved using the combination of a digital step attenuator (DSA) and a K_{LIN}^{TM} RF Digital Gain Amplifier. This device uses a single 5V supply and 185mA of I_{CC}.

This device is packaged in a 6×6 mm, 28-pin VFQFPN with 50Ω single-ended RF input and RF output impedances for ease of integration into the signal-path.

Competitive Advantage

In typical Base Stations, RF VGAs are used in the TX traffic paths to drive the transmit power amplifier. The F1451 TX DVGA offers very high reliability due to its construction from a monolithic silicon die in a QFN package. The F1451 is configured to provide an optimum balance of noise and linearity performance consisting of a K_{LIN}^{TM} RF amplifier, digital step attenuator (DSA) and a PA driver amplifier. The K_{LIN}^{TM} amplifier maintains the OIP3 and output P1dB performance over an extended attenuation range when compared to competitive devices.

Typical Applications


- Multi-mode, Multi-carrier Transmitters
- WiMAX and LTE Base Stations
- UMTS/WCDMA 3G Base Stations
- PHS/PAS Base Stations
- Public Safety Infrastructure

Features

- Broadband 450MHz to 1100MHz
- 32dB maximum gain
- 3.6dB NF at maximum gain (900MHz)
- 29.5dB total gain control range, 0.5dB step
- < 2dB overshoot between gain transitions
- Maintains flat +23dBm OP1dB for more than 13dB gain adjustment range
- Maintains flat +41dBm OIP3 for more than 15dB gain adjustment range
- SPI interface for DSA control
- Single 5V supply voltage
- $I_{CC} = 185 \text{mA}$
- Up to +105°C T_{CASE} operating temperature
- 50Ω input and output impedance
- Standby mode for power savings
- Pin compatible 2100MHz and 2700MHz versions
- 6 × 6 mm, 28-VFQFPN package

Block Diagram


Figure 1. Block Diagram





Pin Assignments

Figure 2. Pin Assignments for $6 \times 6 \times 0.9$ mm QFN Package - Top View





Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Description
1	CSb	Chip select input: 1.8V or 3.3V logic compatible.
2	DATA	Data input: 1.8V or 3.3V logic compatible.
3	CLK	Clock input: 1.8V or 3.3V logic compatible.
4 [a]	RSET	Connect 2.0kΩ external resistor to GND to set amplifier bias.
5, 7, 15, 17, 21, 23, 27	GND	Pins internally tied to exposed paddle. Connect to ground on PCB.
6	RFIN	RF input internally matched to 50Ω . Must use external DC block.
8, 9, 10, 11, 12, 13, 18, 19, 20, 22, 24, 25, 26	NC	No internal connection. These pins can be left unconnected, voltage applied, or connected to ground (recommended).
14	/STBY	Standby pin. Device will be placed in standby mode when pin 14 is set to a logic low or when pin 14 is left floating (pulled low via internal high impedance to GND). In standby mode, SPI circuitry is still active. With a logic high applied to pin 14 the part is set to full operation mode.
16	RFOUT	RF output internally matched to 50Ω . Must use external DC block.
28	VCC	5V Power Supply. Connect to V_{cc} and use bypass capacitors as close to the pin as possible.
	EP	Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple vias are also required to achieve the noted RF performance.

a. External resistor on pin 4 used to optimize the overall device for DC current and linearity performance across the entire frequency band.



Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
V _{cc} to GND	Vcc	-0.5	5.5	V
DATA, CSb, CLK, /STBY	V _{Cntrl}	-0.3	V _{CC}	V
RSET	I _{RSET}		+1.5	mA
RFIN externally applied DC voltage	V_{RFIN}	+1.4	+3.6	V
RFOUT externally applied DC voltage	V_{RFOUT}	V _{CC} - 0.15	V _{CC} + 0.15	V
RF Input Power (RFIN) applied for 24 hours max. [a]	P _{max_in}		+12	dBm
Continuous Power Dissipation	P _{diss}		1.75	W
Junction Temperature	Tj		150	°C
Storage Temperature Range	T _{st}	-65	150	°C
Lead Temperature (soldering, 10s)			260	°C
ElectroStatic Discharge – HBM (JEDEC/ESDA JS-001-2012)			2000 (Class 2)	V
ElectroStatic Discharge – CDM (JEDEC 22-C101F)			1000 (Class C3)	V

a. Exposure to these maximum RF levels can result in significantly higher I_{cc} current draw due to overdriving the amplifier stages.

Recommended Operating Conditions

Table 3. Recommended Operating Conditions

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
Power Supply Voltage	V_{CC}		4.75		5.25	V
Operating Temperature Range	T _{CASE}	Exposed Paddle	-40		+105	°C
DE Fraguency Dango (a)	F _{RF}	High Linearity Bandwidth	450		1100	N/II I =
RF Frequency Range [a]		Extended band for DPD	440		1200	MHz
Maximum Operating Average RF Output Power		$Z_S = Z_L = 50\Omega$			14	dBm
RFIN Port Impedance	Z_{RFI}	Single-ended		50		Ω
RFOUT Port Impedance	Z_{RFO}	Single-ended		50		Ω

a. Device linearity is optimized over the range from 450MHz to 1100MHz. Gain flatness is optimized from 600MHz to 1200MHz to account for systems with extended DPD bandwidth requirements.



Electrical Characteristics - General

See Typical Application Circuit. Unless otherwise stated, specifications apply when operated as a TX VGA, V_{CC} = +5.0V, F_{RF} = 806MHz, T_{CASE} = +25°C, /STBY = High, Z_S = Z_L = 50 Ω , maximum gain setting. Evaluation Kit trace and connector losses are de-embedded.

Table 4. Electrical Characteristics

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
Logic Input High Threshold	V _{IH}	JEDEC 1.8V or 3.3V logic	1.1 [a]		V _{CC}	V
Logic Input Low Threshold	V_{IL}	JEDEC 1.8V or 3.3V logic	-0.3		0.8	V
Logio Current	I _{IH} , I _{IL}	SPI	-1		+1	^
Logic Current	I _{STBY}	/STBY	-10		+10	- μA
DC Current	Icc			185	215	mA
Standby Current	I _{CC_STBY}	/STBY = Low		1	2	mA
Standby Switching Time	Т _{ЅТВ} ү	50% /STBY control to within 0.2dB of the on state final gain value		250		ns
Gain Step	GSTEP	Least significant bit		0.5		dB
Maximum Attenuator Glitching	ATTN _G	Any state to state transition		2		dB
		F _{RF} = 0.700GHz	-0.09		+0.12	dB
Maximum Step Error (DNL)	ERROR _{STEP}	$F_{RF} = 0.806GHz$	-0.08	0.10	+0.12	
[over voltage, temperature and		F _{RF} = 0.900GHz	-0.09		+0.14	
attenuation states]		F _{RF} = 1.000GHz	-0.10		+0.15	
		F _{RF} = 1.100GHz	-0.10		+0.15	
Maximum Absolute Error (INL)	ERROR _{ABS}	Over attenuation range referenced to max gain state		1.2		dB
Gain Settling Time [c]	G _{ST}	50% of CSb to 10% / 90% RF		200		ns
SPI [d]						
Serial Clock Speed	F _{CLOCK}				25	MHz
CSb to CLK Setup Time	T_{LS}		5			ns
CLK to Data Hold Time	T _H		5			ns
CSb Trigger to CLK Setup Time	T _{LC}		5			ns

a. Items in min/max columns in *bold italics* are guaranteed by test.

b. Items in min/max columns that are not bold/italics are guaranteed by design characterization.

c. Excludes SPI write time.

d. SPI 3 wire bus (refer to serial Control Mode Timing diagram).



Electrical Characteristics - RF

See Typical Application Circuit. Unless otherwise stated, specifications apply when operated as a TX VGA, V_{CC} = +5.0V, F_{RF} = 806MHz, T_{CASE} = +25°C, /STBY = High, Z_S = Z_L = 50 Ω , maximum gain setting. Evaluation Kit trace and connector losses are de-embedded

Table 5. Electrical Characteristics

Parameter	Symbol	Condition	Minimum	Typical	Maximum	Units
RF Input Return Loss	RL _{RFIN}			20		dB
RF Output Return Loss	RL _{RFOUT}			15		dB
Gain - Max Gain Setting	G _{MAX}		30.6 [a]	32.1	33.6	dB
Gain - Min Gain Setting	G _{MIN}	Max attenuation	0.0	1.5	3.0	dB
Gain Flatness [c]	G_{FLAT}	F _{RF} = 700MHz to 1100MHz		0.7		dB
		0dB attenuation		3.6		
Noise Figure	NF	10dB attenuation		6.0		dB
Indise Figure	INF	20dB attenuation		11.6		ub
		29.5dB attenuation		20.6		
		OdB attenuation Pout = +7dBm / tone 5MHz tone separation		41.5		
	OIP3	6dB attenuation Pin = -21dBm / tone 5MHz tone separation		41.3		
Output Third Order Intercept Point		10dB attenuation Pin = -21dBm / tone 5MHz tone separation	37	40.7		dBm
		20dB attenuation Pin = -21dBm / tone 5MHz tone separation		37.8		
		29.5dB attenuation Pin = -21dBm / tone 5MHz tone separation		29.8		
		0dB attenuation		23.5		
Output 1dB Compression Point	OP1dB	OdB attenuation, T _{CASE} = +105°C		23		dBm
		6dB attenuation	21.8	23.5		

a. Items in min/max columns in bold italics are guaranteed by test.

b. Items in min/max columns that are not bold/italics are guaranteed by design characterization.

c. Includes a positive slope feature over the noted RF range to compensate for typical system roll-off.



Thermal Characteristics

Table 6. Package Thermal Characteristics

Parameter	Symbol	Value	Units
Junction to Ambient Thermal Resistance	$ heta_{\sf JA}$	40	°C/W
Junction to Case Thermal Resistance (Case is defined as the exposed paddle)	hetaJC	4	°C/W
Moisture Sensitivity Rating (Per J-STD-020)		MSL 1	

Typical Operating Conditions (TOC)

Unless otherwise stated the typical operating graphs were measured under the following conditions:

- $V_{cc} = 5.0V$
- $Z_L = Z_S = 50\Omega$ Single-ended
- F_{RF} = 806MHz
- $T_{CASE} = +25^{\circ}C$
- /STBY = High
- 5MHz Tone Spacing
- Gain setting = Maximum Gain
- Output Power = +7dBm / tone for OIP3
- All temperatures are referenced to the exposed paddle
 ACLR measurements used with a Basic LTE FDD Downlink 20MHz TM1.2 Test signal
- EVM measurements used with a Basic LTE FDD Downlink 20MHz TM3.1 Test signal
- Note TN1: Atten ≤ 4dB Fixed Pout = +7.0dBm per waveform or per tone, Atten > 4dB Fixed Pin = -21dBm per waveform or per tone
- Note TN2: Atten ≤ 7dB Fixed Pout = +10.5dBm per waveform or per tone, Atten > 7dB Fixed Pin = -14.5dBm per waveform or per tone
- Evaluation Kit traces and connector losses are de-embedded

Typical Performance Characteristics

Figure 3. Maximum Gain vs. Frequency over Temp and Voltage [Attn = 0.0dB]




Figure 5. Input Return Loss vs. Frequency over Temp and Voltage [Attn = 0.0dB]




Figure 4. Reverse Isolation vs. Frequency over Temp and Voltage [Attn = 0.0dB]




Figure 6. Output Return Loss vs. Frequency over Temp and Voltage [Attn = 0.0dB]




Figure 7. Stability vs. Frequency over

Temperature and Voltage [Attn = 0.0dB]




Figure 9. Gain vs. Frequency [+25°C, All States]




Figure 11. Worse Case Attenuator Absolute
Accuracy vs. Freq [All parameters]




Figure 8. EvKit Insertion Loss vs. Frequency over Temperature




Figure 10. Gain vs. Attenuation over Temperature and Voltage [806MHz]




Figure 12. Attenuator Absolute Accuracy vs.

Atten over Temp and Voltage [806MHz]




Figure 13. Worse Case Step Accuracy vs. Freq [All parameters]




Figure 15. Input Return Loss vs. Frequency [+25°C, All states]




Figure 17. Output Return Loss vs. Frequency [+25°C, All states]




Figure 14. Step Accuracy vs. Attenuation over Temperature and Voltage [806MHz]




Figure 16. Input Return Loss vs. Attenuation over Temperature and Voltage [806MHz]




Figure 18. Output Return Loss vs. Attenuation over Temperature and Voltage [806MHz]




Figure 19. Reverse Isolation vs. Frequency [+25°C, All states]




Figure 21. Output IP3 vs. Attn over Temp and Voltage [700MHz] (Test Note TN1)




Figure 23. Output IP3 vs. Attn over Temp and Voltage [900MHz] (Test Note TN1)




Figure 20. Reverse Isolation vs. Attenuation over Temperature and Voltage [806MHz]




Figure 22. Output IP3 vs. Attn over Temp and Voltage [700MHz] (Test Note TN2)




Figure 24. Output IP3 vs. Attn over Temp and Voltage [900MHz] (Test Note TN2)




Figure 25. Output IP3 vs. Attn over Temp and Voltage [1100MHz] (Test Note TN1)




Figure 27. Output IP3 vs. Frequency over

Temperature and Voltage [Attn = 0.0dB]




Figure 29. Output P1dB vs. Frequency over Temp and Voltage [Attn = 0.0dB]




Figure 26. Output IP3 vs. Attn over Temp and Voltage [1100MHz] (Test Note TN2)




Figure 28. Output P1dB vs. Attenuation over Temperature and Voltage [700MHz]




Figure 30. Output P1dB vs. Attenuation over Temp and Voltage [900MHz]




Figure 31. Output P1dB vs. Attenuation over Temp and Voltage [1100MHz]




Figure 33. Noise Figure vs. Attenuation over Temperature and Voltage [700MHz]




Figure 35. Noise Figure vs. Attenuation over Temperature and Voltage [1100MHz]




Figure 32. Noise Figure vs. Frequency over Temperature and Voltage [Attn = 0.0dB]




Figure 34. Noise Figure vs. Attenuation over Temperature and Voltage [900MHz]




Figure 36. Switching Speed 0.0dB to 29.5dB




Figure 38. Switching Speed Standby Mode to Full Operation Mode




Figure 37. Switching Speed 29.5dB to 0.0dB





Figure 39. Switching Speed Full Operation Mode to Standby Mode



14

Figure 40. ACLR vs. Attenuation [700MHz]




Figure 42. ACLR vs. Attenuation [900MHz]




Figure 44. ACLR vs. Attenuation [1100MHz]




Figure 41. EVM vs. Attenuation [700MHz]




Figure 43. EVM vs. Attenuation [900MHz]





Figure 45. EVM vs. Attenuation [1100MHz]





Serial Port Interface

Serial data is formatted as a 6-bit word clocking data in MSB first.

Table 7. Attenuation Word Truth Table

	Control Bit					Attonuator Catting [a]
D5	D4	D3	D2	D1	D0	Attenuator Setting [a]
1	1	1	1	1	1	0.0 dB
1	1	1	1	1	0	0.5 dB
1	1	1	1	0	1	1.0 dB
1	1	1	0	1	1	2.0 dB
1	1	0	1	1	1	4.0 dB
1	0	1	1	1	1	8.0 dB
0	1	1	1	1	1	16.0 dB
0	0	0	1	0	0	29.5 dB
0	0	0	0	1	1	29.5 dB
0	0	0	0	1	0	29.5 dB
0	0	0	0	0	1	29.5 dB
0	0	0	0	0	0	29.5 dB

a. The attenuation setting is designed to operate from 0 dB (111111) to 29.5 dB (000100).

Figure 46. Serial Register Timing Diagram






Figure 47. SPI Timing Diagram




Table 8. SPI Timing Diagram Values for Figure 53

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
CLK Frequency	Fc				25	MHz
CLK High Duration Time	T _{CH}		20			ns
CLK Low Duration Time	T _{CL}		20			ns
DATA to CLK Setup Time	Ts		5			ns
CLK Period [a]	T _P		40			ns
CLK to DATA Hold Time	Тн		5			ns
CSb to CLK Setup Time	T_{LS}		5			ns
CSb Trigger Pulse Width	T_L		10			ns
CSb Trigger to CLK Setup Time [b]	T_LC		5			ns

a. $(T_{CH} + T_{CL}) \ge 1/F_C$

Table 9. Standby Truth Table

/STBY (pin 14)	Condition
0 V	Amplifier OFF with SPI powered ON
V_{cc}	Full operation

b. Once all desired DATA is clocked in, T_{LC} represents the time a CSb high needs to occur before any subsequent CLK signals.

Application Information

The F1451 has been optimized for use in high performance RF applications from 450MHz to 1100MHz but in general has a much wider band which is shown in the Typical Performance Characteristics.

Power Up Attenuation Setting

When the part is initially powered up, the default VGA setting is the 29.5dB [000000] attenuation state.

Chip Select (CSb)

When CSb is set to logic high, the CLK input is disabled. When CSb is set to logic low, the CLK input is enabled and the DATA word can be programmed into the shift registers. The programmed word is then latched into the F1451 on the CSb rising edge (refer to Figure 53). The operation of the SPI bus in independent of the /STBY pin setting (see Standby Mode section below).

Standby Mode (/STBY)

The F1451 has a power down feature for power savings which is on Pin 14. For normal operation pin 14 must be set to a logic high. When a logic low is applied to pin 14 the amplifier is placed in standby mode. The Standby mode is a high isolation state. The level of this isolation is not specified and is dependent on the device and attenuation state. In Standby mode the SPI bus is operational and the device attenuation setting can be programmed. Therefore, the device will present the desired attenuation when it is enabled.


Power Supplies

A common V_{CC} power supply should be used for all power supply pins. To minimize noise and fast transients de-coupling capacitors to all supply pins. Supply noise can degrade noise figure and fast transients can trigger ESD clamps causing them to fail. Supply voltage change or transients should have a slew rate smaller than 1V / 20 μ s. In addition, all control pins should remain at 0V (\pm 0.3V) while the supply voltage ramps or while it returns to zero.

Control Pin Interface

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to SPI and control pins 1, 2, 3 and 14 as shown below. Note the recommended resistor and capacitor values do not necessarily match the EV kit BOM for the case of poor control signal integrity. For multiple devices driven by a single control line, the component values will need to be adjusted accordingly so as not to load down the control line.

Figure 48. Control Pin Interface for Signal Integrity





Evaluation Kit

Figure 49. Top View






Figure 50. Bottom View





Evaluation Kit / Applications Circuit

Figure 51. Electrical Schematic



Not All Components are used. Please check the Bill of Material (BOM) table.



Table 10. Bill of Material (BOM)

Part Reference	QTY	Description	Manufacturer Part #	Manufacturer
C1, C2	2	47pF ±5%, 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H470J	MURATA
C3	1	100nF ±10%, 16V, X7R Ceramic Capacitor (0402)	GRM155R71C104K	MURATA
C4	1	1000pF ±5%, 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H102J	MURATA
C5, C6, C7	3	2pF ±0.1pF, 50V, C0G Ceramic Capacitor (0402)	GRM1555C1H2R0B	MURATA
C12	1	10μF ±20%, 16V, X6S Ceramic Capacitor (0603)	GRM188C81C106M	MURATA
R1	1	2.0kΩ ±1%, 1/10W, Resistor (0402)	ERJ-2RKF2001X	PANASONIC
R4 - R7	4	0Ω Resistor (0402)	ERJ-2GE0R00X	PANASONIC
R8 - R10, R16	4	$1k\Omega \pm 1\%$, 1/10W, Resistor (0402)	ERJ-2RKF1001X	PANASONIC
J4	1	CONN HEADER VERT SGL 2 X 1 POS GOLD	961102-6404-AR	3M
J6	1	CONN HEADER VERT SGL 3 X 1 POS GOLD	961103-6404-AR	3M
J7	1	CONN HEADER VERT DBL 4 X 2 POS GOLD	67997-108HLF	FCI
J1, J2	2	Edge Launch SMA (0.375 inch pitch ground, tab)	142-0701-851	Emerson Johnson
J3	1	Edge Launch SMA (0.250 inch pitch ground, round)	142-0711-821	Emerson Johnson
U1	1	VGA AMP	F1451NKGK	RENESAS
C8 - C11, C13 - C16, R2, R3, R11 - R15, J5		DNP		
	1	Printed Circuit Board	F145X EVKIT REV 02	




Evaluation Kit Operation

Standby

Connector J6 allows the F1451 to be put into the standby mode. Connecting J6 pin 2 (the center pin) to V_{cc} the amplifier will be placed in normal operating mode. To put the F1451 into standby mode for very low power consumption ground J6 pin 2 (the center pin). If J6 pin 2 (the center pin) is left open, then the F1451 will default to the standby mode.


Figure 52. Image of J6 Connector for Standby Mode Control



Serial Programming Pins

Connector J7 pins 1, 2, 4, 6, and 8 are ground. Pin 3 is DATA, pin 5 is Clock (CLK), pin 7 is Chip Select (CSB).

Figure 53. Image of J7 Connector for SPI





Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/us/en/document/psc/28-vfqfpn-package-outline-drawing-60-x-60-x-090-mm-body-07mm-pitch-nkg28p1

Ordering Information

Orderable Part Number	Package	MSL Rating	Shipping Packaging	Temperature
F1451NKGK	6 x 6 x 0.9 mm VFQFPN	1	Tray	-40° to +105°C
F1451NKGK8	6 x 6 x 0.9 mm VFQFPN	1	Tape and Reel	-40° to +105°C
F1451EVBK	Evaluation Board			
F1451EVSK	Evaluation Board with Controller			

Marking Diagram

IDT F1451 NKGK ZB1635L XU65013PY

- Line 1, 2 and 3 are the part number.
- Line 4 "ZB" is assembly stepping.
- Line 4 "yyww" = "1635" is two digit for the year and week that the part was assembled.
- Line 4 "L" denotes assembly site.
- Line 5 "XU65013PY" is the assembly lot number.


Revision History

Revision Date	Description of Change
January 15, 2020	Extended coverage down to 450MHz.
November 29, 2016	Initial release.



28-VFQFPN, Package Outline Drawing


6.0 x 6.0 x 0.90 mm Body, 0.7mm Pitch NKG28P1, PSC-4606-01, Rev 00, Page 1





28-VFQFPN, Package Outline Drawing

6.0 x 6.0 x 0.90 mm Body, 0.7mm Pitch NKG28P1, PSC-4606-01, Rev 00, Page 2



RECOMMENDED LAND PATTERN DIMENSION

NOTES:

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW, AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History		
Date Created	Rev No.	Description
May 14, 2019	Rev 00	Initial Release

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/