# **Brief Description**

The ZSPM4521 is a DC/DC synchronous switching lithium-ion (Li-Ion) battery charger with fully integrated power switches, internal compensation, and full fault protection. It uses a temperature-independent photovoltaic maximum power point tracking (MPPT) function to optimize power output from the source during Full-Charge Constant-Current (CC) Mode. Its switching frequency of 1MHz enables the use of small filter components, resulting in smaller board space and reduced bill-of material costs.

During Full-Charge Constant-Current Mode, the duty cycle is controlled by the MPPT regulator. Once the battery's termination voltage is reached, the regulator operates in Constant Voltage Mode. In this mode, the ZSPM4521 modulates the charging current until the battery reaches full charge. When the regulator is disabled (the EN pin is low), the device draws 10µA (typical) quiescent current (Disabled Mode).

The ZSPM4521 includes supervisory reporting through the NFLT (inverted fault) open-drain output to interface other components in the system. Device programming is achieved by an  $I^2C^{TM*}$  interface through the SCL and SDA pins.

# Benefits

- Up to 1.5A of continuous output current in Full-Charge Constant Current (CC) Mode
- High efficiency up to 92% with typical loads

# Features

- Temperature-independent photovoltaic maximum power tracking (MPPT) regulator
- VBAT reverse-current blocking
- Programmable temperature-compensated termination voltage: 3.94V to 4.18V ± 1%
- User programmable maximum charge current: 50mA to 1500mA
- Supervisor for  $V_{\text{BAT}}$  reported at the NFLT pin
- Input supply under-voltage lockout
- Full protection for VBAT over-current, overtemperature, VBAT over-voltage, and charging timeout
- Charge status indication
- $I^2C^{TM}$  program interface with EEPROM registers

# **Related IDT Smart Power Products**

- ZSPM4523 DC/DC Synchronous Switching Super Capacitor Charger With MPPT Regulator
- ZSPM4551 High-Efficiency Li-Ion Battery Charger
- ZSPM4121 Ultra-low Power Under-Voltage Switch
- ZSPM4141 Ultra-Low-Power Linear Regulator


# **Physical Characteristics**

- Wide input voltage range: 4.0V to 7.2V
- Junction operating temperature: -40°C to 125°C
- Package: 16-pin PQFN (4mm x 4mm)

# **Available Support**

- Evaluation Kit
- Documentation

# **ZSPM4521** Application Circuit



\* I<sup>2</sup>C<sup>™</sup> is a trademark of NXP.




## ZSPM4521 Block Diagram



- Portable solar chargers
- Off-grid systems
- Wireless sensor networks
- HVAC controls

# **Ordering Information**



Ordering Code	Description	Package
ZSPM4521AA1W	ZSPM4521 High Efficiency Li-Ion Battery Charger for Photovoltaic Sources	16-pin PQFN / 7" Reel (1000 parts)
ZSPM4521AA1R	ZSPM4521 High Efficiency Li-Ion Battery Charger for Photovoltaic Sources	16-pin PQFN / 13" Reel (3300 parts)
ZSPM4521KIT	ZSPM4521 Evaluation Kit	Kit

# RENESAS

# Contents

1	ZSF	PM4521 Characteristics	5
	1.1.	Absolute Maximum Ratings	5
	1.2.	Thermal Characteristics	
	1.3.	Recommended Operating Conditions	6
	1.4.	Electrical Characteristics	6
	1.5.	I <sup>2</sup> C <sup>™</sup> Interface Timing Requirements	10
2	Fun	nctional Description	11
	2.1.	Internal Protection	12
	2.1.	1. VIN Under-Voltage Lockout	12
	2.1.	2. Internal Current Limit	12
	2.1.	3. Thermal Shutdown	12
	2.1.	4. VBAT Over-Voltage Protection	12
	2.2.	Fault Handling	13
	2.2.	1. NFLT Pin Functionality	13
	2.2.	2. Other Faults	13
	2.3.	Serial Interface	15
	2.3.	1. I <sup>2</sup> C <sup>™</sup> Subaddress Definition	15
	2.3.	<ol> <li>I<sup>2</sup>C<sup>™</sup> Bus Operation</li> </ol>	15
	2.4.	Status and Configuration Registers	17
3	Арр	Dication Circuits	22
	3.1.	Typical Application Circuit	22
	3.2.	Selection of External Components	22
	3.2.	1. C <sub>OUT</sub> Output Capacitor	22
	3.2.	2. L <sub>OUT</sub> Output Inductor	22
	3.2.	3. C <sub>IN</sub> Bypass Capacitor for Input from Photovoltaic Source	22
	3.2.		
	3.2.	5. R <sub>SENSE</sub> Output Sensing Resistor	23
	3.2.	6. Pull-up Resistors	23
4	Pin	Configuration and Package	24
	4.1.	ZSPM4521 Package Dimensions	24
	4.2.	Pin-Out Assignments	25
	4.3.	Pin Description for 16-Pin PQFN (4 x 4 mm)	25
	4.4.	Package Markings	26
5	Lay	out Recommendations	27
	5.1.	Multi-Layer PCB Layout	27
	5.2.	Single-Layer PCB Layout	28
6	Ord	lering Information	29
7	Rela	ated Documents	29
8	Doc	cument Revision History	30

# List of Figures

Figure 2.1	ZSPM4521 Block Diagram	11
Figure 2.2	Charging State Diagram	14
Figure 2.3	Subaddress in I <sup>2</sup> C <sup>™</sup> Transmission	15
Figure 2.4	I <sup>2</sup> C <sup>™</sup> Start / Stop Protocol	
Figure 2.5	I <sup>2</sup> C <sup>™</sup> Data Transmission Timing	
Figure 3.1	Typical Application Circuit for Charging a Lithium-Ion Battery via Photovoltaic Cells	
Figure 4.1	PQFN-16 Package Dimensions	
Figure 4.2	ZSPM4521 Pin Assignments	
Figure 4.3	Marking Diagram 16-Pin PQFN (4 x 4 mm)	
Figure 5.1	Package and PCB Land Configuration for Multi-Layer PCB	
Figure 5.2	JEDEC Standard FR4 Multi-Layer Board – Cross-Sectional View	
Figure 5.3	Conducting Heat Away from the Die using an Exposed Pad Package	
Figure 5.4	Application Using a Single-Layer PCB	

# List of Tables

Table 1.1	Absolute Maximum Ratings	5
Table 1.2	Thermal Characteristics	5
Table 1.3	Recommended Operating Conditions	6
Table 1.4	Electrical Characteristics	6
Table 1.5	I <sup>2</sup> C <sup>™</sup> Interface Timing Characteristics	10
Table 2.1	Register Descriptions (Device Address = 48 <sub>HEX</sub> )	17
Table 2.2	STATUS Register—Address 00 <sub>HEX</sub>	17
Table 2.3	Configuration Register CONFIG1—Address 02 <sub>HEX</sub>	18
Table 2.4	Configuration Register CONFIG2—Address 03 <sub>HEX</sub>	18
Table 2.5	Configuration Register CONFIG3—Address 04 <sub>HEX</sub>	19
Table 2.6	Configuration Register CONFIG4—Address 05 <sub>HEX</sub>	19
Table 2.7	Configuration Register CONFIG5—Address 06 <sub>HEX</sub>	20
Table 2.8	Enable Configuration Register CONFIG_ENABLE—Address 11 <sub>HEX</sub>	21
Table 2.9	EEPROM Control Register EEPROM_CTRL—Address 12 <sub>HEX</sub>	21
Table 4.1	Pin Description	

# 1 **ZSPM4521** Characteristics

Important: Stresses beyond those listed under "Absolute Maximum Ratings" (section 1.1) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to absolute–maximum–rated conditions for extended periods may affect device reliability.

### 1.1. Absolute Maximum Ratings

Over operating free-air temperature range unless otherwise noted.

Table 1.1 A	Absolute M	Maximum	Ratings
-------------	------------	---------	---------

Parameter	Value <sup>1)</sup>	Unit
VIN, EN, NFLT, SCL, SDA, VTHERM, VTH_REF, VBAT, VSENSE	-0.3 to 8	V
SW	-1 to 8.8	V
VDD	-0.3 to 3.6	V
Operating Junction Temperature Range, $T_J$	-40 to 125	°C
Storage Temperature Range, T <sub>STOR</sub>	-65 to 150	°C
Electrostatic Discharge – Human Body Model <sup>2)</sup>	±2k	V
Electrostatic Discharge – Machine Model <sup>2)</sup>	+/-200	V
Lead Temperature (soldering, 10 seconds)	260	°C
1) All voltage values are with respect to network ground terminal.		
2) ESD testing is performed according to the respective JESD22 JEDEC stands	ard.	

# 1.2. Thermal Characteristics

#### Table 1.2 Thermal Characteristics

Parameter	Symbol	Value <sup>1)</sup>	Unit
Thermal Resistance Junction to Air <sup>1)</sup>	$\theta_{JA}$	50	°C/W
1) Assumes a 4x4mm QFN-16 in 1 in <sup>2</sup> area of 2 oz. copper and 25 <sup>o</sup>	°C ambient temperatu	ıre.	

### 1.3. **Recommended Operating Conditions**

#### Table 1.3 Recommended Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit
Photovoltaic Input Operating Voltage at VIN Pin	V <sub>IN</sub>	4.0	5.3	7.2	V
Sense Resistor	R <sub>SENSE</sub>		50		mΩ
Output Filter Inductor Typical Value 1)	L <sub>OUT</sub>		4.7		μH
Output Filter Capacitor Typical Value <sup>2)</sup>	Cout		4.7		μF
Output Filter Capacitor ESR				100	mΩ
Input Supply Bypass Capacitor Value 3)	C <sub>IN</sub>	3.3	10		μF
VDD Supply Bypass Capacitor Value <sup>2)</sup>	C <sub>VDD</sub>	70	100	130	nF
Operating Free Air Temperature	T <sub>A</sub>	-40		85	°C
Operating Junction Temperature	TJ	-40		125	°C

1) For best performance, use an inductor with a saturation current rating higher than the maximum V<sub>BAT</sub> load requirement plus the inductor current ripple.

2) For best performance, use a low ESR ceramic capacitor.

3) For best performance, use a low ESR ceramic capacitor. If C<sub>IN</sub> is not a low ESR ceramic capacitor, add a 0.1μF ceramic capacitor in parallel to C<sub>IN</sub>.

### 1.4. Electrical Characteristics

Electrical characteristics  $T_J = -40^{\circ}$ C to  $125^{\circ}$ C, VIN = 5.3V, (unless otherwise noted)

#### Table 1.4Electrical Characteristics

Parameter	Symbol	Condition	Min	Тур	Max	Unit	
VIN Supply Voltage							
Photovoltaic Voltage Input	V <sub>IN</sub>		4	5.3	7.2	V	
Quiescent Current Normal Mode	I <sub>CC-NORM</sub>	$I_{LOAD}$ = 0A, no switching EN $\ge$ 2.2V (HIGH)		3		mA	
Quiescent Current Disabled Mode	I <sub>CC-DISABLE</sub>	EN = 0V		10	50	μA	
VBAT Leakage							
Leakage Current From Battery	I <sub>BAT-LEAK</sub>	$EN = 0V, V_{VBAT} = 4.1V$			10	μA	
Reverse Current	I <sub>BAT-BACK</sub>	$V_{VBAT}$ > VIN, $V_{VBAT}$ = 4.1V, Tj < 85°C			10	μA	

6

Parameter	Symbol	Condition	Min	Тур	Max	Unit
VIN Under-Voltage Lockout	-				•	
Input Supply Under-Voltage Threshold	V <sub>IN-UV</sub>	V <sub>IN</sub> increasing		3.15		V
Input Supply Under-Voltage Threshold Hysteresis	$V_{\text{IN-UV}_\text{HYST}}$		100	200		mV
OSC						
Oscillator Frequency	fosc		0.9	1	1.1	MHz
NFLT Open Drain Output						
High-Level Output Leakage	I <sub>OH-NFLT</sub>	$V_{NFLT} = 5.3V$		0.1		μA
Low-Level Output Voltage	V <sub>OL-NFLT</sub>	I <sub>NFLT</sub> = -1mA			0.4	V
EN/SCL/SDA Input Voltage T	hresholds					
High Level Input Voltage	VIH		2.2			V
Low Level Input Voltage	VIL				0.8	V
Input Hysteresis– EN, SCL, SDA Pins	V <sub>HYST</sub>			200		mV
		V <sub>EN</sub> =VIN		0.1		μA
Input Leakage – EN Pin	I <sub>IN-EN</sub>	V <sub>EN</sub> =0V		-2.0		μA
		V <sub>SCL</sub> =VIN		55		μA
Input Leakage – SCL Pin	I <sub>IN-SCL</sub>	V <sub>SCL</sub> =0V		-0.1		μA
		V <sub>SDA</sub> =VIN		0.1		μA
Input Leakage – SDA Pin	I <sub>IN-SDA</sub>	V <sub>SDA</sub> =0V		-0.1		μA
Low-Level Output Voltage	V <sub>OL-SDA</sub>	I <sub>SDA</sub> = -1mA			0.4	V
Thermal Shutdown						
Thermal Shutdown Junction Temperature	T <sub>SD</sub>		150	170		°C
TSD Hysteresis	T <sub>SD-HYST</sub>			10		°C
Pre-Charge End						
Pre-charge Voltage Threshold	V <sub>PRECHG</sub>		2.9	3.0	3.1	V
Pre-charge Voltage Hysteresis	V <sub>PC-HYST</sub>			70		mV
Charge Restart						•
Voltage Below Termination for Charging Restart	V <sub>RESTART</sub>			100		mV

© 2019 Renesas Electronics Corporation

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Charging Regulator with Lour	=4.7µH and	C <sub>out</sub> =4.7μF	•			
Output Current Limit Tolerance in Full-Charge Mode	IBAT-FC	I <sub>BAT</sub> is user programmable; see Table 2.5.	І <sub>ВАТ</sub> - 10%	I <sub>BAT</sub>	I <sub>BAT</sub> + 10%	A
Termination Voltage Tolerance in Top-Off Mode	Vbat-to	$I_{CHG} = 0.1C, 0^{\circ}C < Tj < 85^{\circ}C$ $V_{BAT}$ is user programmable; see section 2.4.	V <sub>BAT</sub> - 1%	Vbat	V <sub>BAT</sub> + 1%	V
Top-Off Mode Time Out	t <sub>TO</sub>		0		120	Minutes
Full-Charge Timer	t <sub>FC</sub>		200		1400	Minutes
Timer Accuracy	t <sub>ACC</sub>		-10%		+10%	
High Side (HS) Switch On Resistance	D	I <sub>SW</sub> = -1A, T <sub>J</sub> =25°C		200		mΩ
Low Side (LS) Switch On Resistance		I <sub>SW</sub> = 1A, T <sub>J</sub> =25°C		250		mΩ
Maximum Output Current	I <sub>BAT</sub>			1.5		А
Over-Current Detection	I <sub>OCD</sub>	HS switch current	2.5			А
V <sub>BAT</sub> Over-Voltage Threshold	V <sub>BAT-OV</sub>		101% V <sub>BAT</sub>	102% V <sub>ВАТ</sub>	103% V <sub>BAT</sub>	V
Maximum Duty Cycle	DUTY <sub>MAX</sub>			98		%
Thermistor						
VTH_REF Output Voltage	$V_{VTH\_REF}$	$I_{VT\_REF}$ = 2µA to 100µA		1.8		V
Thermistor: 10kΩ Temperature	Thresholds -	- β=3434K				
0°C VTHERM Threshold (0°C)	0°C	Decreasing Temperature		75.6		%VTH_REF
0°C VTHERM Threshold with Hysteresis (10°C)	0°C <sub>HYST</sub>	Increasing Temperature		66.5		%VTH_REF
10°C VTHERM Threshold (10°C)	10°C	Decreasing Temperature		66.2		%VTH_REF
10°C VTHERM Threshold with Hysteresis (11°C)	10°C <sub>HYST</sub>	Increasing Temperature		65.4		%VTH_REF
45°C VTHERM Threshold (45°C)	45°C	Increasing Temperature		34.5		%VTH_REF
45°C VTHERM Threshold with Hysteresis (44°C)	45°C <sub>HYST</sub>	Decreasing Temperature		35.3		%VTH_REF
50°C VTHERM Threshold (50°C)	50°C	Increasing Temperature		30.8		%VTH_REF
50°C VTHERM Threshold with Hysteresis (49°C)	50°C <sub>HYST</sub>	Decreasing Temperature		31.5		%VTH_REF

<sup>© 2019</sup> Renesas Electronics Corporation

Parameter	Symbol	Condition	Min	Тур	Max	Unit
60°C VTHERM Threshold (60°C)	60°C	Increasing Temperature		24.9		%VTH_REF
60°C VTHERM Threshold with Hysteresis (50°C)	60°С <sub>НУST</sub>	Decreasing Temperature		30.8		%VTH_REF
Thermistor: 100KΩ Temperatur	e Thresholds	s – β=4311K				
0°C VTHERM Threshold (0°C)	0°C	Decreasing Temperature		80.5		%VTH_REF
0°C VTHERM Threshold with Hysteresis (10°C)	0°C <sub>HYST</sub>	Increasing Temperature		69.8		%VTH_REF
10°C VTHERM Threshold (10°C)	10°C	Decreasing Temperature		69.8		%VTH_REF
10°C VTHERM Threshold with Hysteresis (11°C)	10°C <sub>HYST</sub>	Increasing Temperature		68.6		%VTH_REF
45°C VTHERM Threshold (45°C)	45°C	Increasing Temperature		31.3		%VTH_REF
45°C VTHERM Threshold with Hysteresis (44°C)	45°С <sub>нуsт</sub>	Decreasing Temperature		32.3		%VTH_REF
50°C VTHERM Threshold (50°C)	50°C	Increasing Temperature		27.0		%VTH_REF
50°C VTHERM Threshold with Hysteresis (49°C)	50°C <sub>HYST</sub>	Decreasing Temperature		27.8		%VTH_REF
60°C VTHERM Threshold (60°C)	60°C	Increasing Temperature		19.4		%VTH_REF
60°C VTHERM Threshold with Hysteresis (50°C)	60°C <sub>HYST</sub>	Decreasing Temperature		27.0		%VTH_REF

# 1.5. **I<sup>2</sup>C<sup>™</sup> Interface Timing Requirements**

Electrical characteristics  $T_J = -40^{\circ}$ C to 125°C, VIN = 5.3V. See Figure 2.5 for an illustration of the timing specifications given in Table 1.5.

Table 1.5 $I^2 C^{TM}$  Interface Timing Characteristics


Devenueter	Cumple of	Standa	rd Mode	Fast	Parameter Symbol Standard Mode Fast Mode <sup>1)</sup>	
Parameter	Symbol	Min	Max	Min	Мах	– Unit
I <sup>2</sup> C <sup>™</sup> Clock Frequency	f <sub>scl</sub>	0	100	0	400	kHz
I <sup>2</sup> C <sup>™</sup> Clock High Time	t <sub>sch</sub>	4		0.6		μs
I <sup>2</sup> C <sup>™</sup> Clock Low Time	t <sub>scl</sub>	4.7		1.3		μs
I <sup>2</sup> C <sup>™</sup> Tolerable Spike Time <sup>2)</sup>	t <sub>sp</sub>	0	50	0	50	ns
I <sup>2</sup> C <sup>™</sup> Serial Data Setup Time	t <sub>sds</sub>	250		250		ns
I <sup>2</sup> C <sup>™</sup> Serial Data Hold Time	t <sub>sdh</sub>	0		0		μs
I <sup>2</sup> C <sup>™</sup> Input Rise Time <sup>2)</sup>	t <sub>icr</sub>		1000		300	ns
I <sup>2</sup> C <sup>™</sup> Input Fall Time <sup>2)</sup>	t <sub>icf</sub>		300		300	ns
I <sup>2</sup> C <sup>™</sup> Output Fall Time; 10pF to 400pF Bus <sup>2)</sup>	t <sub>ocf</sub>		300		300	ns
I <sup>2</sup> C <sup>™</sup> Bus Free Time Between Stop and Start	t <sub>buf</sub>	4.7		1.3		μs
I <sup>2</sup> C <sup>™</sup> Start or Repeated Start Condition Setup Time	t <sub>sts</sub>	4.7		0.6		μs
I <sup>2</sup> C <sup>™</sup> Start or Repeated Start Condition Hold Time	t <sub>sth</sub>	4		0.6		μs
I <sup>2</sup> C <sup>™</sup> Stop Condition Setup Time <sup>2)</sup>	t <sub>sps</sub>	4		0.6		μs


2) Parameter not tested in production.

# 2 Functional Description

The ZSPM4521 is a fully-integrated Li-Ion battery charger IC based on a highly-efficient switching topology. It includes a maximum power point tracking (MPPT) function to optimize its input voltage in order to extract the maximum possible power from photovoltaic (PV) cells. It is configurable for termination voltage, charge current, and additional variables to allow optimum charging conditions for a wide range of Li-Ion batteries. A 1MHz internal switching frequency facilitates low-cost LC filter combinations. Figure 2.1 provides a block diagram.

When the battery voltage is below 3.0V, the ZSPM4521 enters a pre-charge state and applies a small, programmable charge current to safely charge the battery to a level for which full-charge current can be applied. Once the Full-Charge Mode has been initiated, the ZSPM4521 will maximize available charge current to the battery by adjusting its duty cycle to regulate its input voltage to the MPP voltage of the photovoltaic (PV) cell. If sufficient current is available from the PV cell to exceed the safe 1C charge rate of the battery, then the programmable 1C current limit function will take precedence over the MPPT control function and the PV cell voltage will rise above the MPP value.





When the battery voltage has increased enough to go into maintenance mode, the PWM control loop will force a constant voltage across the battery. Once in Constant Voltage Mode, current is monitored to determine when the battery is fully charged. See Figure 2.2 for a diagram of the charging states.

The regulation voltage as well as the 1C charging current can be set to change based on the battery temperature. There are four temperature ranges for which the regulation voltage can be set independently: 0°C to 10°C, 10°C to 45°C, 45°C to 50°C, and 50°C to 60°C. The ZSPM4521 will stop charging if the temperature passes the descending temperature threshold at 0°C or the ascending threshold at 60°C. These thresholds have 10 degrees of hysteresis. The intermediate points have 1 degree of hysteresis.

### 2.1. Internal Protection

#### 2.1.1. VIN Under-Voltage Lockout

The device is held in the off state until the EN pin voltage is HIGH ( $\ge 2.2V$ ) and VIN reaches 3.15V (typical). There is a 200mV hysteresis on this input, which requires the input to fall below 2.95V (typical) before the device will disable.

#### 2.1.2. Internal Current Limit

The current through the inductor  $L_{OUT}$  is sensed on a cycle-by-cycle basis and if the current limit ( $I_{OCD}$ ; see section 1.4) is reached, the ZSPM4521 will abbreviate the cycle. The current limit is always active when the regulator is enabled.

#### 2.1.3. Thermal Shutdown

If the junction temperature of the ZSPM4521 exceeds 170°C (typical), the SW output will tri-state to protect the device from damage. The NFLT and all other protection circuitry will stay active to inform the system of the failure mode. Once the device cools to 160°C (typical), the device will attempt to start up again. If the device reaches 170°C, the shutdown/restart sequence will repeat.

#### 2.1.4. VBAT Over-Voltage Protection

The ZSPM4521 has a battery protection circuit designed to shut down the charging profile if the battery voltage is greater than the termination voltage. The termination voltage can change based on user programming, so the protection threshold is set to 2% above the termination voltage. Shutting down the charging profile puts the ZSPM4521 in a fault condition.

### 2.2. Fault Handling


### 2.2.1. **NFLT Pin Functionality**

In the event of a battery over-voltage, the battery temperature being outside of the safe charging range, or the full charge timer expiring, charging stops and the NFLT pin is pulled low. When the fault condition is no longer present, the device will enter the INITIALIZE state (see Figure 2.2), but the NFLT pin will remain low until the STATUS register ( $00_{HEX}$ ) is read (see Table 2.2). When the STATUS register is read, the NFLT pin will go high until a new fault is detected.

### 2.2.2. Other Faults

When an open thermistor, thermal shutdown, VIN under-voltage, or top-off time-out are detected, charging immediately stops and the corresponding bit in the STATUS register ( $00_{HEX}$ ) is set. The device will enter the INITIALIZE state until the fault is no longer detected.

Figure 2.2 Charging State Diagram





#### 2.3. Serial Interface

The ZSPM4521 features an I<sup>2</sup>C<sup>™</sup> slave interface that offers advanced control and diagnostic features. It supports standard and fast mode data rates and auto-sequencing, and it is compliant to I<sup>2</sup>C<sup>™</sup> standard version 3.0.

I<sup>2</sup>C<sup>™</sup> operation offers configuration control for termination voltages, charge currents, and charge timeouts. This configurability allows optimum charging conditions in a wide range of Li-Ion batteries. I<sup>2</sup>C<sup>™</sup> operation also offers fault and warning indicators. Whenever a fault is detected, the associated status bit in the STATUS register is set and the NFLT pin is pulled low. Whenever a warning is detected, the associated status bit in the STATUS register is set, but the NFLT pin is not pulled low. Reading the STATUS register resets the fault and warning status bits, and the NFLT pin is released after all fault status bits have been reset.

#### 2.3.1. I<sup>2</sup>C<sup>™</sup> Subaddress Definition





#### I<sup>2</sup>C<sup>™</sup> Bus Operation 2.3.2.

The ZSPM4521's I<sup>2</sup>C<sup>™</sup> is a two-wire serial interface; the two lines are serial clock (SCL) and serial data (SDA) (see Figure 2.4). SDA must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor. The devices communicating on this bus can drive the SDA line low or release it to high impedance. To ensure proper operation, setup and hold times must be met (see Table 1.5). The device that initiates the l<sup>2</sup>C<sup>™</sup> transaction becomes the master of the bus.


Communication is initiated by the master sending a START condition, which is a high-to-low transition on SDA while the SCL line is high. After the START condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (read = 1; write = 0). After receiving the valid address byte, the device responds with an acknowledge (ACK). An ACK is a low on SDA during the high of the ACK-related clock pulse. On the I<sup>2</sup>C<sup>™</sup> bus, during each clock pulse, only one data bit is transferred. The data on the SDA line must remain stable during the high pulse of the clock period, as changes in the data line at this time are interpreted as START or STOP control conditions. A low-to-high transition on SDA while the SCL input is high indicates a STOP condition and is sent by the master.

Stop



Any number of data bytes can be transferred from the transmitter to receiver between the START and the STOP conditions. Each byte of eight bits is followed by one ACK bit from the receiver. The SDA line must be released by the transmitter before the receiver can send an ACK bit. The receiver that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. An end of data is signaled by the master receiver to the slave transmitter by not generating an acknowledge after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. The transmitter must then release the data line to enable the master to generate a STOP condition.





See Table 1.5 for the definitions and specifications for the timing parameters labeled in Figure 2.5.




Figure 2.5  $\int C^{TM} D$ ata Transmission Timing

### 2.4. Status and Configuration Registers

Table 2.1Register Descriptions (Device Address = 48<sub>HEX</sub>)

Register	Address	Name	Default	Description
0	00 <sub>HEX</sub>	STATUS	00 <sub>HEX</sub>	Status bit register
1	N/A	N/A	N/A	Register not implemented
2	02 <sub>HEX</sub>	CONFIG1 <sup>1)</sup>	EEPROM	Configuration register
3	03 <sub>HEX</sub>	CONFIG2 <sup>1)</sup>	EEPROM	Configuration register
4	04 <sub>HEX</sub>	CONFIG3 <sup>1)</sup>	EEPROM	Configuration register
5	05 <sub>HEX</sub>	CONFIG4 <sup>1)</sup>	EEPROM	Configuration register
6	06 <sub>HEX</sub>	CONFIG5 <sup>1)</sup>	EEPROM	Configuration register
7-16	N/A	N/A	N/A	Registers not implemented
17	11 <sub>HEX</sub>	CONFIG_ENABLE	00 <sub>HEX</sub>	Enable configuration register access
18	12 <sub>HEX</sub>	EEPROM_CTRL <sup>1)</sup>	00 <sub>HEX</sub>	EEPROM control register
1) CONFIGx	and EEPROM_C	CTRL registers are only accessi	ble when the CONFIG_EN	ABLE register is written with the EN_CFG bit

set to 1 (see Table 2.8).

#### Table 2.2 STATUS Register—Address 00<sub>HEX</sub>

Note: All of the STATUS register bits are READ-only.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	BATT_OV	1C_TO	TEMP_0C	TEMP_60C	TSD	TOP_TO	VIN_UV	TH_OPEN
FIELD N	AME		В		N <sup>1)</sup>		-	-
BATT_OV		VBAT over-	voltage.					
1C_TO		Full charge	timer has tim	ed out.				
TEMP_0C		Thermistor	indicates batt	ery temperatu	re < 0°C.			
TEMP_60C		Thermistor	indicates batt	ery temperatu	re > 60°C.			
TSD		Thermal sh	utdown.					
TOP_TO		Top-off time	er has timed o	ut.				
VIN_UV		VIN under-v	voltage.					
TH_OPEN		Thermistor	open (battery	not present).				
1) Faults are o	lefined as BATT	_OV, 1C_TO, 1	EMP_0C, and	TEMP_60C. Wa	arnings are defi	ned as TSD, TO	DP_TO, VIN_U	V, and

 Faults are defined as BATT\_OV, 1C\_TO, TEMP\_0C, and TEMP\_60C. Warnings are defined as TSD, TOP\_TO, VIN\_UV, and TH\_OPEN. Faults cause the NFLT pin to be pulled low. Warnings do not cause the NFLT pin to be pulled low. All status bits are cleared after STATUS register read access. The NFLT pin will go to high impedance (open-drain output) after the STATUS register has been read and all status bits have been reset.

### Table 2.3 Configuration Register CONFIG1—Address 02<sub>HEX</sub>

Note: All of the CONFIG1 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	PRE_CH	HRG[1:0]	V_	TERM_0_10[2	2:0]	۲_۷	ERM_10_45[	[2:0]
FIELD N	AME		E		N	_		
PRE_CHRG[1:	0] <sup>1)</sup>	Pre-chargin	g configuratic	01 <sub>ВІ</sub> 10 <sub>ВІІ</sub>	<sub>N</sub> – 50mA <sub>N</sub> – 100mA <sub>N</sub> – 185mA <sub>N</sub> – 370mA			
V_TERM_0_10	[2:0] <sup>2)</sup>	Voltage terr 0-10°C cont			BIN – 3.94V BIN – 4.00V	-	0 <sub>вім</sub> – 4.12V 1 <sub>вім</sub> – 4.15V	
V_TERM_10_4	5[2:0] <sup>2)</sup>	Voltage terr 10-45°C co			<sub>ВIN</sub> — 4.05V <sub>BIN</sub> — 4.10V		0 <sub>BIN</sub> – 4.18V 1 <sub>BIN</sub> – Invalid s	setting
2) V_TERM No	ote: There are s	m output curren eparate setting: < <0°C and >60°	s for battery ten	nperatures 0-10		5-50°C , and 50	-60°C (see Tab	le 2.4 for

#### Table 2.4 Configuration Register CONFIG2—Address 03<sub>HEX</sub>

Note: All of the CONFIG2 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	EOC	C[1:0]	V_1	FERM_45_50[	2:0]	۲_۷	ERM_50_60[	2:0]
FIELD N	AME			BIT DEFI	NITION	-		
EOC[1:0] <sup>1)</sup>		End of char	ge configurati	01 10	0 <sub>ВIN</sub> — 50mA   <sub>BIN</sub> — 100mA 0 <sub>BIN</sub> — 185mA   <sub>BIN</sub> — 370mA			
V_TERM_45_5	0[2:0] <sup>2)</sup>	Voltage terr 45-50°C co			00 <sub>BIN</sub> — 3.94V 01 <sub>BIN</sub> — 4.00V		00 <sub>вім</sub> – 4.12V 01 <sub>вім</sub> – 4.15V	
V_TERM_50_6	0[2:0] <sup>2)</sup>	Voltage terr 50-60°C co			0 <sub>BIN</sub> – 4.05V 1 <sub>BIN</sub> – 4.10V		10 <sub>BIN</sub> – 4.18V 11 <sub>BIN</sub> – Invalio	
1) EOC Note: J	Maximum outou	It current when	$V_{\text{DAT}} > 3.0V$					

1) EOC Note: Maximum output current when  $V_{BAT} \ge 3.0V$ .

V\_TERM Note: There are separate settings for battery temperatures 0-10°C, 10-45°C, 45-50°C, and 50-60°C (see Table 2.3 for 0-10°C and 10-45°C). For <0°C and >60°C, charging is disabled and a fault is set.

#### Table 2.5 Configuration Register CONFIG3—Address 04<sub>HEX</sub>

Note: All of the CONFIG3 register bits are READ/WRITE.

FIELD NAME         MAX_CHRG_CURR_0_10[3:0]         MAX_CHRG_CURR_10_45[3:0]           FIELD NAME         BIT DEFINITION           MAX_CHRG_CURR_0_10[3:0]^1)         Maximum charge current: 0-10°C configuration         0000 <sub>BIN</sub> - 50mA         1000 <sub>BIN</sub> - 800mA           0001 <sub>BIN</sub> - 100mA         1001 <sub>BIN</sub> - 900mA           0010 <sub>BIN</sub> - 200mA         1010 <sub>BIN</sub> - 100mA           0011 <sub>BIN</sub> - 200mA         1011 <sub>BIN</sub> - 1100m           0100 <sub>BIN</sub> - 400mA         1100 <sub>BIN</sub> - 1200m	D0	D1	D2	D3	D4	D5	D6	D7 I	DATA BIT
$\begin{array}{c} \text{MAX\_CHRG\_CURR\_0\_10[3:0]}^{1)} \\ \text{Maximum charge current:} \\ 0-10^{\circ}\text{C configuration} \\ \end{array} \begin{array}{c} \text{Maximum charge current:} \\ 0000_{\text{BIN}} - 50\text{mA} \\ 0001_{\text{BIN}} - 100\text{mA} \\ 0001_{\text{BIN}} - 100\text{mA} \\ 0010_{\text{BIN}} - 200\text{mA} \\ 0011_{\text{BIN}} - 200\text{mA} \\ 0011_{\text{BIN}} - 300\text{mA} \\ 1010_{\text{BIN}} - 100\text{mA} \\ 0011_{\text{BIN}} - 300\text{mA} \\ 1011_{\text{BIN}} - 1100\text{mA} \\ 0011_{\text{BIN}} - 300\text{mA} \\ 1011_{\text{BIN}} - 1100\text{mA} \\ 1010_{\text{BIN}} - 1100\text{mA} \\ 1010_{\text{BIN}} - 1000\text{mA} \\ 0011_{\text{BIN}} - 300\text{mA} \\ 1011_{\text{BIN}} - 1100\text{mA} \\ 1000_{\text{BIN}} - 1000\text{mA} \\ 1000_{\text{BIN}} - 10$		JRR_10_45[3	X_CHRG_C	M	0]	URR_0_10[3:	_CHRG_C	MAX_C	FIELD NAME
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				IITION	BIT DEFIN				FIELD NAME
MAX_CHRG_CURR_10_45[3:0] <sup>1)</sup> Maximum charge current; 0100	mA )mA	1001 <sub>BIN</sub> — 90 1010 <sub>BIN</sub> — 10	100mA 200mA	0001 <sub>BIN</sub> — 0010 <sub>BIN</sub> —				URR_0_10[3:0] <sup>1)</sup>	MAX_CHRG_C
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	)mA )mA )mA	1100 <sub>BIN</sub> – 12 1101 <sub>BIN</sub> – 13 1110 <sub>BIN</sub> – 14	400mA 500mA 600mA	0100 <sub>BIN</sub> – 0101 <sub>BIN</sub> – 0110 <sub>BIN</sub> –				URR_10_45[3:0] <sup>1)</sup>	MAX_CHRG_C

#### Table 2.6 Configuration Register CONFIG4—Address 05<sub>HEX</sub>

#### Note: All of the CONFIG4 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	MA	AX_CHR	G_CURR_45_50[	3:0]	MA	X_CHRG_C	URR_50_60[3	:0]
FIELD NAME	-				BIT DEFIN	ITION		
MAX_CHRG_C	URR_45_50[	3:0] <sup>1)</sup>	Maximum charg 45-50°C configu		0000 <sub>BIN</sub> - 0001 <sub>BIN</sub> - 0010 <sub>BIN</sub> - 0011 <sub>BIN</sub> -	100mA 200mA	$\frac{1000_{BIN} - 800mA}{1001_{BIN} - 900mA}$ $\frac{1010_{BIN} - 1000mA}{1011_{BIN} - 1100mA}$ $\frac{1011_{BIN} - 1200mA}{1100_{BIN} - 1200mA}$ $\frac{1101_{BIN} - 1300mA}{1110_{BIN} - 1400mA}$ $\frac{1111_{BIN} - 1500mA}{1111_{BIN} - 1500mA}$	
MAX_CHRG_C	URR_50_60[	3:0] <sup>1)</sup>	Maximum charg 50-60°C configu		0100 <sub>BIN</sub> – 0101 <sub>BIN</sub> – 0110 <sub>BIN</sub> – 0110 <sub>BIN</sub> –	400mA 500mA 600mA	1100 <sub>BIN</sub> — 1 1101 <sub>BIN</sub> — 1 1110 <sub>BIN</sub> — 1	200mA 300mA 400mA
1) MAX_CHRO	G_CURR Note:	There are	separate settings for	or battery temper	ratures 0-10°C,	10-45°C, 45-50	°C, and 50-60°	0

(see Table 2.5 for 0-10°C and 10-45°C). For <0°C and >60°C, charging is disabled and a fault is set.

#### Table 2.7 Configuration Register CONFIG5—Address 06<sub>HEX</sub>

Note: All of the CONFIG5 register bits are READ/WRITE.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	TOP_END	ТН		TOP_TO[2:0]			1C_TO[2:0]	
FIELD NAME	-			BIT DE	FINITION	-		
TOP_END <sup>1)</sup>		Top-off e	end configura	ition				
		0 <sub>BIN</sub> – 25						
		1 <sub>BIN</sub> – 92	mA					
TH <sup>2)</sup>		Thermis	or configurat	ion				
		0 <sub>BIN</sub> – 10	kΩ					
		1 <sub>BIN</sub> – 10	0kΩ					
TOP_TO[2:0] <sup>3</sup>	)	Top off t	imer time out	configuration				
		000 <sub>BIN</sub> -	0 minutes					
		001 <sub>BIN</sub> –	20 minutes					
		010 <sub>BIN</sub> –	40 minutes					
			60 minutes					
			80 minutes					
			100 minutes					
			120 minutes					
		111 <sub>BIN</sub> –	Disable time	out timer				
1C_TO[2:0] <sup>4)</sup>			•	e out configurat	ion			
			Disable full c					
			200 minutes					
			400 minutes					
			600 minutes 800 minutes					
			1000 minutes					
			1200 minute					
			1400 minute					
	Noto: Charaina							
		al thermistor and		<sub>N</sub> and I <sub>OUT</sub> < TOP				
	•	s when $V_{VBAT} = V$						
,		when $V_{VBAT} > 3.0$						
,		VDAT - 0.						

#### Table 2.8 Enable Configuration Register CONFIG\_ENABLE—Address 11<sub>HEX</sub>

Note: The reset value for all of the CONFIG\_ENABLE register bits is 0.

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	Not used	Not used	Not used	Not used	Not used	Not used	Not used	EN_CFG
READ/WRITE	R	R	R	R	R	R	R	R/W
FIELD NAME				BIT DE	FINITION			
EN_CFG		(address 0 <sub>віл</sub> – D	access control ses 02 <sub>HEX</sub> to 0 isable access nable access	6 <sub>нех</sub> )	uration registe	rs CONFIG1	through CON	FIG5


#### Table 2.9 EEPROM Control Register EEPROM\_CTRL—Address 12<sub>HEX</sub>


Note: The reset value for all of the EEPROM_CTRL register bits is 0.
--

DATA BIT	D7	D6	D5	D4	D3	D2	D1	D0
FIELD NAME	Not used	Not used	Not used	Not used	Not used	Not used	Not used	EE_PROG
READ/WRITE	R	R	R	R	R	R	R	R/W
FIELD NAME				BIT DE	FINITION		-	
EE_PROG <sup>1)</sup>		(address	ses 02 <sub>HEX</sub> to 0 Disable EEPF	ntrol bit for co 6 <sub>HEX</sub> ) ROM programi ROM programi	ming	-	-	
		I BIN —		ough CONFIC				5
1) EE_PROG	Note: Inputs VII	and EN must	be present for 2	200ms.				

# **3** Application Circuits

## 3.1. **Typical Application Circuit**





### 3.2. Selection of External Components

Note that the internal compensation is optimized for a  $4.7\mu$ F output capacitor (C<sub>OUT</sub>) and a  $4.7\mu$ H output inductor (L<sub>OUT</sub>). Table 1.3 provides recommended ranges for most of the following components.

#### 3.2.1. C<sub>OUT</sub> Output Capacitor

To keep the output ripple low, a low ESR (less than  $35m\Omega$ ) ceramic capacitor is recommended for the  $4.7\mu$ F output filter capacitor. The ESR should not exceed  $100m\Omega$ .

#### 3.2.2. L<sub>OUT</sub> Output Inductor

For best performance, an inductor with a saturation current rating higher than the maximum  $V_{OUT}$  load requirement plus the inductor current ripple should be used for the 4.7µH output filter inductor.

### 3.2.3. C<sub>IN</sub> Bypass Capacitor for Input from Photovoltaic Source

For best performance, a low ESR ceramic capacitor should be used for the  $10\mu$ F input supply bypass capacitor. If it is not a low ESR ceramic capacitor, a  $0.1\mu$ F ceramic capacitor should be added in parallel to C<sub>IN</sub>.

### 3.2.4. C<sub>VDD</sub> Bypass Capacitor for VDD Internal Reference Voltage Output

For best performance, a low ESR ceramic capacitor should be used for the100nF bypass capacitor from the VDD pin to ground.

#### 3.2.5. R<sub>SENSE</sub> Output Sensing Resistor

The typical value for the output sensing resistor is  $50m\Omega$ .

#### 3.2.6. **Pull-up Resistors**

For proper function of the I<sup>2</sup>C<sup>™</sup> interface, the SDA pin must be connected to a positive supply (e.g., the VDD pin) through an external pull-up resistor.


For proper function of the fault-warning signal on the NFLT pin, it must be connected to a positive supply (VDD) through an external pull-up resistor.

# RENESAS

# 4 Pin Configuration and Package

# 4.1. ZSPM4521 Package Dimensions


Figure 4.1 PQFN-16 Package Dimensions



	Units	r	MILLIMETER	s
[	Vimensions Limits	MIN	NOM	MAX
Number of Pins	N		16	
Pitch	e		0.65 BSC	
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Length	D		4.00 BSC	
Exposed Pad Width	E2	2.55	2.70	2.80
Overall Width	E		4.00 BSC	
Exposed Pad Length	D2	2.55	2.70	2.80
Contact Width	ь	0.25	0.30	0.35
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	к	0.20	-	

#### 4.2. **Pin-Out Assignments**

#### Figure 4.2 ZSPM4521 Pin Assignments



# 4.3. Pin Description for 16-Pin PQFN (4 x 4 mm)

#### Table 4.1Pin Description

Pin #	Name	Function	Description
1	SW	Switching Voltage Node	Connect to $L_{OUT}$ 4.7µH (typical) inductor. Also connect to additional SW pin 14.
2	VIN	Photovoltaic Input Voltage	Input voltage from the photovoltaic cell. Also connect to $C_{\text{IN}}$ . Also connect to additional VIN pin 11.
3	VSENSE	Current Sense Positive Input	Positive input for the MPPT current loop.
4	VBAT	Output Voltage	Regulator feedback input.
5	GND	GND	Primary ground for the majority of the device except the low-side power FET.
6	EN	Enable Input	When EN is high ( $\ge 2.2V$ ), the device is enabled. Ground the pin to disable the device. Includes internal pull-up.
7	NFLT	Inverted Fault	Open-drain output.
8	VDD	Internal 3.3V Supply Output	Connect to a 100nF capacitor to GND.
9	VTHERM	Battery Temperature Sensor Minus Node	Negative node for the thermistor, which must be located in close proximity to the battery.

Pin #	Name	Function	Description
10	VTH_REF	Battery Temperature Sensor Positive Node	Positive node for the thermistor, which must be located in close proximity to the battery.
11	VIN	Photovoltaic Input Voltage	Additional VIN pin for input voltage from the photovoltaic cell; connect to VIN pin 2.
12	SCL	Clock Input	I <sup>2</sup> C <sup>™</sup> clock input.
13	SDA	Data Input/Output	I <sup>2</sup> C™ data (open-drain output).
14	SW	Switching Voltage Node	Additional SW pin; connect to SW pin 1.
15	PGND	Power GND	GND supply for internal low-side FET/integrated diode. Also connect to additional PGND pin 16.
16	PGND	Power GND	GND supply for internal low-side FET/integrated diode. Also connect to additional PGND pin 15.

### 4.4. Package Markings

Figure 4.3 Marking Diagram 16-Pin PQFN (4 x 4 mm)

	XXXXX:	Lot Number (last five digits)
4521A XXXXX	O:	Pin 1 mark
oYYWW	YY:	Year
	WW:	Work Week

# 5 Layout Recommendations

To maximize the efficiency of this package for application on a single layer or multi-layer PCB, certain guidelines must be followed when laying out this part on the PCB.

### 5.1. Multi-Layer PCB Layout

The following are guidelines for mounting the exposed pad ZSPM4521 on a multi-layer PCB with ground a plane. In a multi-layer board application, the thermal vias are the primary method of heat transfer from the package thermal pad to the internal ground plane. The efficiency of this method depends on several factors, including die area, number of thermal vias, and thickness of copper, etc.






Figure 5.2 JEDEC Standard FR4 Multi-Layer Board – Cross-Sectional View




Figure 5.3 is a representation of how the heat can be conducted away from the die using an exposed pad package. Each application will have different requirements and limitations, and therefore the user should use sufficient copper to dissipate the power in the system. The output current rating for the linear regulators might need to be de-rated for higher ambient temperatures. The de-rated value will depend on calculated worst-case power dissipation and the thermal management implementation in the application.





Figure 5.3 Conducting Heat Away from the Die using an Exposed Pad Package

# 5.2. Single-Layer PCB Layout

Layout recommendations for a single-layer PCB: Utilize as much copper area for power management as possible. In a single-layer board application, the thermal pad is attached to a heat spreader (copper areas) by using a low thermal impedance attachment method (solder paste or thermal conductive epoxy).

In both of the methods mentioned above, it is advisable to use as much copper trace as possible to dissipate the heat.

Figure 5.4 Application Using a Single-Layer PCB



**Important:** If the attachment method is NOT implemented correctly, the functionality of the product is NOT guaranteed. Power dissipation capability will be adversely affected if the device is incorrectly mounted onto the circuit board.

# 6 Ordering Information

Ordering Code	Description	Package
ZSPM4521AA1W	ZSPM4521 High Efficiency Li-Ion Battery Charger for Photovoltaic Sources	16-pin PQFN / 7" Reel (1000 parts)
ZSPM4521AA1R	ZSPM4521 High Efficiency Li-Ion Battery Charger for Photovoltaic Sources	16-pin PQFN / 13" Reel (3300 parts)
ZSPM4521KIT	ZSPM4521 Evaluation Kit	

# 7 Related Documents

Document	
ZSPM4521 Feature Sheet	
ZSPM4521 Evaluation Kit Description	
ZSPM4521 Application Note – Solar Powered Battery Management and Charging Solutions	

Visit IDT's website www.IDT.com or contact your nearest sales office for the latest version of these documents.

Revision	Date	Description
1.00	February 14, 2013	First release.
1.01	October 3, 2014	Revision of specification for VTH_REF output voltage in Table 1.4. Updates for contact information and imagery on cover and headers.
	January 27, 2016	Changed to IDT branding.

# 8 Document Revision History

#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use o any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners. **Contact Information** 

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: <u>www.renesas.com/contact/</u>