

1

Un.THR Transmit Data Hold Register

The UART Transmit Data Hold register is an 8-bit write-only register. The data for transmit can be stored in this register. But the write data cannot be read from this register. The data which is written in the Un.THR register will be transferred into the Transmit Shifter register whenever the Transmit Shifter register is empty.



Un.IER UART Interrupt Enable Register

The UART Interrupt Enable register is an 8-bit register.

U0.IER=0x4000_8004, U1.IER=0x4000_8104

7	6		5	4	3	2	1	0
-	-				-	RLSIE	THREIE	DRIE
0	0		0	0	0	0	0	0
						RW	RW	RW
		2	RLSIE	F	Receiver line state	us interrupt enab	le	
				() Receive line	status interrupt	is disabled.	
				1	Receive line	status interrupt	is enabled	
		1	THREI	E 1	ransmit holding	register empty in	terrupt enable	
				() Transmit ho	lding register em	pty interrupt is d	isabled
				1	. Transmit ho	lding register em	pty interrupt is e	nabled
		0	DRIE	[Data receive inter	rupt enable		
				() Data receive	e interrupt is disa	bled	
				1	Data receive	e interrupt is ena	bled	

UART

Un.IIR UART Interrupt ID Register

The UART Interrupt ID register is an 8-bit register.



The UART supports 3-priority interrupt generation and the Interrupt Source ID register shows one interrupt source which has the highest priority among pending interrupts. The priority is defined as:

- Receive line status interrupt
- Receive data ready interrupt/ Character timeout interrupt
- Transmit hold register empty interrupt

Priority	TXE	II	D	IPEN	Interrupt Sources				
	Bit 4	Bit 2	Bit 1	Bit 0	Interrupt	Interrupt Condition	Interrupt Clear		
-	0	0	0	1	None	-	-		
1	0	1	1	0	Receiver Line Status	Overrun, Parity, Framing or Break Error	Read LSR register		
2	0	1	0	0	Receiver Data Available	Receive data is available.	Read receive register or read IIR register		
3	0	0	1	0	Transmitter Holding Register Empty	Transmit buffer empty	Write transmit hold register or read IIR register		
4	1	х	х	х	Transmitter Register Empty	Transmit register empty	Write transmit hold register or read IIR register		

Table 12-4 Interrupt ID and Control

Un.LCR UART Line Control Register

The UART Line Control register is an 8-bit register.

U0.LCR=0x4000_800C, U1.LCR=0x4000_810C

7	6	5	4	3	2	1	0
	BREAK	BREAK STICKP		PARITY PEN		DLEN	I [1:0]
0	0	0	0	0	0	0	0
	RW	RW	RW	RW	RW	RW	RW
	(6 BREAK	When this	bit is set, TxD pi	in will be driven	at low state in o	rder to notice
			0 No	rmal transfer mo	ode		
		5 STICKP	1 Bre Force parit	eak transmit mod zy and it will be e	le ffective when PE	N bit is set.	
			0 Pa 1 Pa	rity stuck is disab rity stuck is enabl	led led and parity alv	vavs the bit of PA	RITY.
		1 PARITY	Parity mod	le selection bit ar	nd stuck parity se	lect bit	
			0 Od	ld parity mode			
			1 Eve	en parity mode			
		B PEN	Parity bit t	ransfer enable			
			0 Th	e parity bit disab	led		
	<u> </u>		1 Th	e parity bit enabl	ed		
		2 STOPBIT	Ine number	er of stop bit follo	owed by data bits	S.	
				() 2 stop bit			
			I I.	case of 5 bit data	a case. 1.5 stop b	oit is added. In ca	use of 6.7 or 8
			bit	t data, 2 stop bit i	is added		
		L DLEN	The data le	ength in one trans	sfer word.		
	()	00 5 k	oit data			
			01 6 k	oit data			
			10 7 b	oit data			
			11 8 b	oit data			

Parity bit will be generated according to bit 3,4,5 of Un.LCR register. Table 12-5 shows the variation of parity bit generation.

STICKP	PARITY	PEN	Parity
Х	Х	0	No Parity
0	0	1	Odd Parity
0	1	1	Even Parity
1	0	1	Force parity as "1"
1	1	1	Force parity as "0"

Table 12-5 Interrupt ID and Control

Un.DCR UART Data Control Register

The UART Data Control register is an 8-bit register. The inversion function of Tx or Rx data line, is controlled by this Un.DCR register. When the corresponding bit is set to 1, the data line of Tx or RX signal will be inverted.

U0.DCR=0x4000_8010, U1.DCR=0x4000_8110





Figure 12-2 Data Inversion Control Diagram



Un.LSR UART Line Status Register

The UART Line Status register is an 8-bit register.

U0.LSR=0x4000_8014, U1.LSR=0x4000_8114

7	6	5	4	3	2	1	0
-	TEMT	THRE	ВІ	FE	PE	OE	DR
0	1	1	0	0	0	0	0
	R	R	R	R	R	R	R

6	TEMT	Transmit empty.
		0 Transmit register has the data is now transferring
		1 Transmit register is empty.
5	THRE	Transmit holding empty.
		0 Transmit holding register is not empty.
		1 Transmit holding register empty
4	BI	Break condition indication bit
		0 Normal status
		1 Break condition is detected
3	FE	Frame Error.
		0 No framing error.
		1 Framing error. The receive character did not have a valid
		stop bit
2	PE	Parity Error
		0 No parity error
		1 Parity error. The receive character does not have correct
		parity information.
1	OE	Overrun error
		0 No overrun error
		1 Overrun error. Additional data arrives while the RHR is full
0	DR	Data received
		0 No data in receive holding register.
		1 Data has been received and is saved in the receive holding
		register

This register provides the status of data transfers between Transmitter and Receiver. Users can get the line status information from this register and can handle the next process. Bits 1,2,3,4 will raise the line status interrupt when the RLSIE bit in the Un.IEN register is set. Other bits can generate its interrupt when its interrupt enable bit in the Un.IEN register is set.



Un.BDR Baud Rate Divisor Latch Register

The UART Baud Rate Divisor Latch register is a 16-bit register.

Note: Make sure the UART clock is set in MCCR4.

											U0.BDR	=0x4000_	8020, U1.	BDR=0x4	000_8120
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							В	DR							
							0x0	0000							
							R	w							
				15 0	BDR		E	Baud rate	Divider	latch va	lue				

To establish communication with the UART channel, the baud rate should be set properly. The programmable baud rate generator is provided to give from 1 to 65535 divider number. The 16-bit divider register (UnBDR) should be written for the expected baud rate UART_{clock} gets from MCCR4.

The baud rate calculation formula is shown in the following equation:

$$BDR = \frac{UART_{clock}}{16 \times BaudRate}$$

For a UART_{clock} speed of 40 MHz, the divider value and error rate is listed in Table 12-6.

	UART _{clock} =40 MH	Z
Baud rate	Divider	Error (%)
1200	2083	0.02%
2400	1041	0.06%
4800	520	0.16%
9600	260	0.16%
19200	130	0.16%
38400	65	0.16%
57600	43	0.94%
115200	21	3.34%

Table 12-6 Example of Baud Rate Calculation (without BFR)



Un.BFR Baud Rate Fraction Counter Register

The Baud Rate Fraction Counter register is an 8-bit register.

					U0.BFR	=0x4000_8024, U1.	BFR=0x4000_8124
7	6	5	4	3	2	1	0
			BFR	l			
			0x00)			
			RW				
		7 BF	R Fra	actions counter	value.		
		0	0	Fraction cou	unter is disabled		
			N	Fraction col operating.	unter enabled. F Fraction counter	raction compensation is incremented by	ation mode is FCNT.

Table 12-7 Example of Baud Rate Calculation

	UART _{clock} =40 MHz							
Baud rate	Divider	FCNT	Error (%)					
1200	2083	85	0.00%					
2400	1041	170	0.00%					
4800	520	213	0.00%					
9600	260	106	0.00%					
19200	130	53	0.00%					
38400	65	262	0.00%					
57600	43	103	0.00%					
115200	21	179	0.01%					

FCNT = Float * 256

The FCNT value is calculated using the equation above. For example, when the target baud rate is 4800 bps and UART_{clock} is 40MHz, the BDR value is 520.8333. The integer number 520 should be the BDR value and the floating number 0.8333 will result in the FCNT value of 213, as shown below:

FCNT = 0.8333 * 256 = 213.3333, so the FCNT value is 213.

The 8-bit fractional counter will count up by FCNT value every (baud rate)/16 periods and when the fractional counter overflows, the divisor value increments by 1. Therefore, this period will be compensated. In the next period, the divisor value will return to the original set value.



Un.IDTR Inter-frame Delay Time Register

The UART Inter-frame Time register is an 8-bit register. A dummy delay can be inserted between two continuous transmits.



Functional Description

The UART module is compatible with 16450 UART. Additionally, fractional baud rate compensation logic is provided. This module does not have an internal FIFO block. Therefore, data transfer will establish interactive support.

Receiver Sampling Timing

The UART operates per the following timing:

If the falling edge is on the receive line, UART judges it as the start bit. From the start timing, UART oversamples 16 times of 1-bit and detects the bit value at the 7th sample of 16 samples.





Figure 12-3 Sampling Timing of UART Receiver

Note: It is recommended to enable debounce settings in the PCU block to reinforce the immunity of external glitch noise.

Transmitter

The transmitter's function is to transmit data. The start bit, data bits, optional parity bit, and stop bit are serially shifted, with the least significant bit first. The number of data bits is selected in the DLAN[1:0] field in the Un.LCR register.

The parity bit is set according to the PARITY and PEN bit field in the Un.LCR register. If the parity type is even, then the parity bit depends on the one bit sum of all data bits. For odd parity, the parity bit is the inverted sum of all data bits.

The number of stop bits is selected in the STOPBIT field in the Un.LCR register.

An example of transmit data format is shown in Figure 12-4.



Figure 12-4 Transmit Data Format Example



Inter-frame Delay Transmission

The inter-frame delay function allows the transmitter to insert an Idle state on the TXD line between two characters. The width of the Idle state is defined in the WAITVAL field in the Un.IDTR register. When this field is set to 0, no time-delay is generated. Otherwise, the transmitter holds a high level on TXD after each transmitted character during the number of bit periods defined in the WATIVAL field.



Figure 12-5 Inter-frame Delay Timing Diagram

Transmit Interrupt

The transmit operation creates interrupt flags. When the Transmitter Holding register is empty, the THRE interrupt flag will be set. When the Transmitter Shifter register is empty, the TXE interrupt flag will be set. Users can select which interrupt timing is best for the application.



Figure 12-6 Transmit Interrupt Timing Diagram



13. Serial Peripheral Interface (SPI)

Overview

One-channel serial interface is provided for synchronous serial communications with external peripherals. The SPI block supports Master and Slave modes. Four signals are used for SPI communication – SS, SCK, MOSI, and MISO.

- Master or Slave operation
- Programmable clock polarity and phase
- 8, 9, 16, 17-bit wide transmit/receive register
- 8, 9, 16, 17-bit wide data frame
- Loop-back mode
- Programmable start, burst, and stop delay time



Figure 13-1 Block Diagram



Pin Description

PIN NAME	TYPE	DESCRIPTION
SS	I/O	SPI Slave select input / output
SCK	I/O	SPI Serial clock input / output
MOSI	I/O	SPI Serial data (Master output, Slave input)
MISO	I/O	SPI Serial data (Master input, Slave output)

Registers

SP.BR

SP.EN

SP.LR

0x0C

0x10

0x14

RW

RW

RW

The base address of SPI is 0x4000_9000 and the register map is described in Table 13-2 and Table 13-3.

Table 13-2 SPI Base Address

NAME	BASE ADDRESS
SPI	0x4000_9000

		Таріс		
NAME	OFFSET	TYPE	DESCRIPTION	RESET VALUE
SP.TDR	0x00	W	SPI Transmit Data Register	-
SP.RDR	0x00	R	SPI Receive Data Register	0x000000
SP.CR	0x04	RW	SPI Control Register	0x001020
SP.SR	0x08	RW	SPI Status Register	0x000006

Table 13-3 SPI Register Map

SPI Baud rate Register

SPI Enable register

SPI delay Length Register

0x0000FF

0x000000

0x010101



SP.TDR SPI Transmit Data Register

SP.TDR is a 17-bit read/write register. It contains serial transmit data.



SP.RDR SPI Receive Data Register

SP.RDR is a 17-bit read/write register. It contains serial receive data.

SP.RDR=0x4000_9000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																								RDR								
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0								0	x000(00							
l																								RW								
						_																										
							16	F	RDR		Re	eceiv	/e Da	ata F	Regis	ter																



SP.CR SPI Control Register

SP.CR is a 20-bit read/write register and can be set to configure SPI operation mode.

																											SI	P.CR=	0x40	00_9004
21	20	20	20	27	26	25	24	22	22	21	20	10	10	17	16	15	14	12	12	11	10	۵	。	7	6	E	4	2	2	1 0
21	50	29	20	27	20	25	24	23	22	21	20	19	10	17	10	12	14	12	12	11	10	9	0	/	0	2	4	3	2	1 0
											TXBC	RXBC			SSCIE	TXIE	RXIE	SSMOD	SSOUT	LBE	SSMARK	SSMO	SSPOL			MS	MSBF	СРНА	CPOL	BITSZ
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	00
											RW	RW			RW	RW	RW	RW	RW	RW	RW	RW	RW			RW	RW	RW	RW	RW
					-	20	т	YRC			Tv	huff	for c	lear	hit															
						20					0	N	o ac	tion	510.															
											1	С	lear	Tx b	uffei	r														
					-	19	F	XBC			Rx	buf	fer c	lear	bit															
											0	Ν	o ac	tion																
					-						1	С	lear	Rx b	uffe	r														
						16	S	SCIE			SS	Edg	e Ch	ang	e Int	erru	pt Ei	nabl	e bit	t.										
											1	r		nter	rupt	is d	isabl	ed.	orbo	ath a	daa	c /l -	<u></u>							
					-	15	т	XIF			Tr:	ı nsn	nit Ir	nter	rupi	Is ei Fnał	nabi nle h	it		JULIE	uge	S (L-	<u>и,</u>		L)					
						15	'				0	111311	Trans	smit	Inte	rrup	t is c	disat	oled.											<u> </u>
											1	1	Trans	smit	Inte	rrup	t is e	enab	oled.											
					-	14	F	XIE			Re	ceiv	e Int	erru	ipt E	nabl	e bit	t												
											0	F	Rece	ive l	nter	rupt	is di	isabl	led.											
					-						1	F	Rece	ive l	nter	rupt	is ei	nabl	ed.											
						13	S	SMC	D		SS	Aut	o/M	anua	al ou	itput	t sele	ect b	oit.	1		- 11								
											0	5	SS OL	utpu	t is r	iot s	et by	y SS((SP.(CR[1	2]).								
											1		55 01	- itnu	<u>کک</u> t sig	sign nal i		hv 9		агор тт	era	.1011	mou	le.						
					-	12	S	SOU	т		55	out	nut e	signa	al sel	ect	bit.	by .	5500	51.										<u> </u>
									•		0	500	SS OL	utpu	t is '	L.'														
											1	S	SS ou	utpu	t is '	Η'.														
					-	11	L	.BE			Lo	op-k	back	mod	de se	elect	bit i	n m	aste	r mc	ode.									
											0	L	oop	-bac	k m	ode	is dis	sable	ed.											
					-						1		oop	-bac	k m	ode	is en	able	ed.											
						10	S	SMA	SK		SS	sign	nal m	naski	ng b	it in	slav	e m	ode.											
											0	5	S SI	gnai	mas	king	is di a dat	isabi	led.	5 5 ci	ianal	ic a	ctive							
											1	ç	SS si	znal	mas	king	is ei	nabl	ed.	55 3	igna	15 a								<u> </u>
											-			-	Re	ceive	e dat	ta at	SCL	K ed	ges.	SS s	igna	l is i	gnor	ed.				
					-	9	S	SMC)	SS output signal select bit.																				
											0	S	SS ou	utpu	t sig	nal i	s dis	able	ed.											
					-						1	5	SS OL	ıtpu	t sig	nal i	s ena	able	d.											
						8	S	SPO	L		SS	sign	al P	olari	ty se	elect	bit.													
											0	5	S Sig	gnal	IS AC	tive	-Low	V.												
					-	5	N	15			1	2010	>> SI{	gnal	IS AC	LIVE	-HIg	11.												
						5	n	vi S			0	asie	SPI io	ive S	lave	mo	de													
											1		SPI is	in N	Aast	er m	node													
					-	4	Ν	ЛSBF	:		1 SPI is in Master mode. MSB/LSB Transmit select bit.																			
											MSB/LSB Iransmit select bit. 0 LSB is transferred first.																			
					_						1	ſ	MSB	is tr	ansf	erre	d firs	st.												
						3	C	PHA			SP	I Clo	ock P	hase	e bit.															



Product Specification

Serial Peripheral Interface (SPI)

		0 Sampling of data occurs at odd edges (1,3,5,,15).
		1 Sampling of data occurs at even edges (2,4,6,,16).
2	CPOL	SPI Clock Polarity bit.
		0 Active-high clocks selected.
		1 Active-low clocks selected.
1	BITSZ	Transmit/Receive Data Bits select bit.
		00 8 bits
		01 9 bits
		10 16 bits
0		11 17 bits

CPOL=0, CPHA=0 : data sampling at rising edge, data changing at falling edge CPOL=0, CPHA=1 : data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=0 : data sampling at falling edge, data changing at rising edge CPOL=1, CPHA=1 : data sampling at rising edge, data changing at falling edge



SP.SR SPI Status Register

SP.SR is a 10-bit read/write register. It contains the status of SPI interface.

													S	P.SR=0x40	000_9008
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
									SSDET	SSON	OVRF	UDRF	TXIDLE	TRDY	RRDY
0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0
									RC1	RC1	RC1	RC1	R	R	R
I								I							
			6	SSDET	Tł	ne rising	or falling	g edge of	SS signa	l Detect	flag.				
					0	SS e	dge is no	t detecte	ed.						
					1	SS e	dge is de	tected.							
							- Th	e bit is c	leared w	hen it is	written	as "0".			
			5	SSON	SS	signal S	tatus fla	g.							
					0	SS si	gnal is ir	active.							
					1	SS SI	gnal is a	ctive.							
			4	UVKF	0	Rece		run erro	r is not a	latartad					
					1	Rece	eive Over	run erro	r is dete	cted.	•				
					_		- Th	is bit is c	leared b	y writing	g or read	ing SP.RE	DR.		
			3	UDRF	Tr	ansmit L	Inderrur	Error fla	ag.						
					0	Tran	smit Uno	derrun is	not occu	urred.					
					1	Tran	smit Uno	derrun is	occurre	d.					
							- Th	is bit is c	leared b	y writing	g or read	ing SP.TD	PR.		
			2	TXIDLE	Tr	ansmit/F	Receive (Operation	n flag.						
					0	SPLIS	s transm	itting dat	ta						
			1		 Tr	ansmit h	uffer Fr	nty flag							
			1	INDI	0	Tran	smit buf	fer is bus	SV.						
					1	Tran	smit buf	fer is rea	dy.						
							- Th	is bit is c	leared b	y writing	g data to	SP.TDR.			
			0	RRDY	Re	eceive bu	uffer Rea	dy flag.							
					0	Rece	ive buff	er has no	data.						
					1	Rece	ive buff	er has da	ita.						
							- Th	is bit is c	leared b	y writing	g data to	SP.RDR.			

SP.BR SPI Baud Rate Register

SP.BR is a 16-bit read/write register. The baud rate can be set by writing to the register.





SP.EN SPI Enable Register

SP.EN is a bit read/write register. It contains the SPI enable bit.



SP.LR SPI Delay Length Register

SP.LR is a 24-bit read/write register. It contains start, burst, and stop length values.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
											SI	PL							В	TL							s	TL			
0	0	0	0	0	0	0	0				0x	01							0>	(01							0x	:01			
											R	w							R	w							R	w			

23	SPL	StoP Length value
16		$0x01 \simeq 0xFF : 1 \simeq 255 \text{ SCLKs.}$ (SPL ≥ 1)
15	BTL	BursT Length value
8		$0x01 \sim 0xFF : 1 \sim 255 \text{ SCLKs.}$ (BTL ≥ 1)
7	STL	STart Length value
0		$0x01 \sim 0xFF : 1 \sim 255 \text{ SCLKs.}$ (STL ≥ 1)





Figure 13-2 SPI Wave form (STL, BTL and SPL)

Functional Description

The SPI Transmit block and Receive block share the Clock Gen block but they are independent of each other. The Transmit and Receive blocks have double buffers and SPI is available for back to back transfer operation.

SPI Timing

The SPI has four modes of operation. These modes essentially control the way data is clocked in or out of an SPI device. The configuration is done by two bits in the SPI control register (SP.CR). The clock polarity is specified by the CPOL control bit, which selects an active high or active low clock. The clock phase (CPHA) control bit selects one of the two fundamentally different transfer formats. To ensure proper communication between master and slave, both devices have to run in the same mode. This can require a reconfiguration of the master to match the requirements of different peripheral slaves.

The clock polarity has no significant effect on the transfer format. Switching this bit causes the clock signal to be inverted (active high becomes active low and idle low becomes idle high). The settings of the clock phase, however, select one of two different transfer timings, which are described in further detail in the next two chapters. Because the MOSI and MISO lines of the master and the slave are directly connected to each other, the diagrams show the timing of both devices – master and slave. The nSS line is the slave select input of the slave. The nSS pin of the master is not shown in the diagrams. It has to be inactive by a high level on this pin (if configured as input pin) or by configuring it as an output pin.

The timing of an SPI transfer where CPHA is zero is shown in Figure 13-3 and Figure 13-4. Two wave forms are shown for the SCK signal – one for CPOL equals zero and another for CPOL equals one.

When the SPI is configured as a slave, the transmission starts with the falling edge of the /SS line. This activates the SPI of the slave and the MSB of the byte stored in its data register (SP.TDR) is output on the MISO line. The actual transfer is started by a software write to the SP.TDR of the master. This causes the clock signal to be generated. In cases where the CPHA equals zero, the SCLK signal remains zero for the first half of the first SCLK cycle. This ensures that the data is stable on the input lines of both the master and the slave. The data on the input lines is read with the edge of the SCLK line from inactive to active state. The edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one) causes the data to be shifted one bit further so that the next bit is output on the MOSI and MISO lines.





Figure 13-3 SPI Transfer Timing 1/4 (CPHA=0, CPOL=0, MSBF=0)



Figure 13-4 SPI Transfer Timing 2/4 (CPHA=0, CPOL=1, MSBF=1)

The timing of an SPI transfer where CPHA is 1, is shown in Figure 13-5 and Figure 13-6.Two wave forms are shown for the SCLK signal – one for CPOL equals zero and another for CPOL equals one.

Similar to the previous cases, the falling edge of the nSS lines selects and activates the slave. Compared to the previous cases, where CPHA equals zero, the transmission is not started and the MSB is not output by the slave at this stage. The actual transfer is started by a software write to the SP.TDR of the master which causes the clock signal to be generated. The first edge of the SCLK signal from its inactive to its active state (rising edge if CPOL equals zero and falling edge if CPOL equals one) causes both the master and the slave to output the MSB of the byte in the SP.TDR.

As shown in Figure 13-3 and Figure 13-4, there is no delay of half a SCLK-cycle. The SCLK line changes its level immediately at the beginning of the first SCLK-cycle. The data on the input lines is read with the edge of the SCLK line from its active to its inactive state (falling edge if CPOL equals zero and rising edge if CPOL equals one). After eight clock pulses, the transmission is completed.



Figure 13-5 SPI Transfer Timing 3/4 (CPHA=1, CPOL=0, MSBF=0)





Figure 13-6 SPI Transfer Timing 4/4 (CPHA=1, CPOL=1, MSBF=1)



14. I²C Interface

Overview

The Inter-Integrated Circuit (I^2C) bus serves as an interface between the microcontroller and the serial I^2C bus. It provides two wires, serial bus interface to a large number of popular devices and allows parallel-bus systems to communicate bidirectionally with the I^2C -bus. Features include:

- Master and slave operation
- Programmable communication speed
- Multi-master bus configuration
- 7-bit addressing mode
- Standard data rate of 100/400 KBps
- STOP signal generation and detection
- START signal generation
- ACK bit generation and detection



Figure 14-1. I²C Block Diagram



Pin Description

 Table 14-1 I²C Interface External Pins

PIN NAME	TYPE	DESCRIPTION
SCL	I/O	I ² C channel Serial clock bus line (open-drain)
SDA	I/O	I ² C channel Serial data bus line (open-drain)

Registers

The base address of I²C is 0x4000_A000. The register map is described in Table 14-2 and Table 14-3.

Table 14-2 I²C Interface Base Address

NAME	BASE ADDRESS
I ² C	0x4000 A000

Table 14-3 I²C Register Map

NAME	OFFSET	TYPE	DESCRIPTION	RESET VALUE
IC.DR	0x00	RW	I ² C Data Register	0xFF
IC.SR	0x08	R, RW	I ² C Status Register	0x00
IC.SAR	0x0C	RW	I ² C Slave Address Register	0x00
IC.CR	0x14	RW	I ² C Control Register	0x00
IC.SCLL	0x18	RW	I ² C SCL LOW duration Register	0xFFFF
IC.SCLH	0x1C	RW	I ² C SCL HIGH duration Register	0xFFFF
IC.SDH	0x20	RW	I ² C SDA Hold Register	0x7F



IC.SR=0x4000_A008

IC.DR I²C Data Register

IC.DR is an 8-bit read/write register. It contains a byte of serial data to be transmitted or a byte which has just been received.



IC.SR I²C Status Register

IC.SR is an 8-bit read/write register. It contains the status of I^2C bus interface. Writing to the register clears the status bits.

7	6	5	4	3	2	1	0			
GCALL	TEND	STOP	SSEL	MLOST	BUSY	TMODE	RXACK			
0	0	0	0	0	0	0	0			
RW	RW	RW	RW	RW	RW	RW	RW			
	7	GCALL	General call flag							
			0 General ca	Il is not detected	l.					
			1 General ca	Il detected or sla	ve address (ID by	rte) was sent.				
	6	TEND	1 Byte transmissio	on complete flag						
			0 The transn	nission is working	g or not complete	ed.				
			1 The transn	nission is comple	ted.					
	5	STOP	STOP flag							
			0 STOP is not detected.							
			1 STOP is det							
	4	SSEL	Slave flag							
			0 Slave is no	t selected.						
			1 Slave is sel	ected.						
	3	MLOST	Mastership lost fla	ig						
			0 Mastership	o is not lost.						
			1 Mastership	o is lost.						
	2	BUSY	BUSY flag							
			0 I ² C bus is ii	n IDLE state.						
			1 I ² C bus is busy.							
	1	TMODE	Transmitter/Recei	ver mode flag						
			0 Receiver m	node.						
			1 Transmitte	r mode.						
	0	RXACK	Rx ACK flag							
			0 Rx ACK is n	ot received.						
			1 Rx ACK is r	eceived.						
	0		0 Rx ACK is not received. 1 Rx ACK is received.							



I2C Interface

IC.CR=0x4000_A014

IC.SAR I²C Slave Address Register

IC.SAR is an 8-bits read/write register. It shows the address in Slave mode.



IC.CR I²C Control Register

IC.CR is a 16-bit read/write register. This register can be set to configure I^2C operation mode and simultaneously allowed for I^2C transactions to be kicked off.

14	13	12	11	10	9	8	7 6	5	4	3	2	1	0		
					INTDEL		≝	SOFTRST	INTEN	ACKEN		STOP	START		
0	0	0	0	0	0	0	0 0	0	0	0	0	0	0		
					R	w	R	RW	RW	RW		RW	RW		
		9	INTDEL		Interval delay value between address and data transfer (or DATA and D/										
		8 0 1 * ICnSCLL													
1 2 * ICnSCLL															
2 4 * ICnSCLL															
			3 8 * ICnSCLL												
		7	7 IIF Interrupt status bit												
		0 Interrupt is inactive													
		1 Interrupt is active													
		5 SUFIRSI SUI Reset enable bit.													
				1 Soft Reset is enabled.											
		4 INTEN Interrupt enabled bit.													
					0 Int	errupt is dis	abled.								
1 Interrupt is enabled.															
	3 ACKEN ACK enable bit in Receiver mode.														
0 ACK is not sent after receiving data.															
1 ACK is sent after receiving data.															
		1	STOP	Stop enable bit. When this bit is set as "1" in transmitter mode,									next		
				-	transmission will be stopped even though ACK signal has been received.										
				-	 Stop is disabled. Stop is enabled. When this hit is set, transmission will be stopped. 										
		0	START		Transmission start bit in master mode										
			118111		0 Waits in slave mode										
		0	JIANI	-	0 Wa	nits in slave i	node.								
	0	14 13 0 0	14 13 12 0 0 0 9 8 7 5 4 3 1 1 0 0 0	14 13 12 11 0 0 0 0 9 INTDEL 8 7 IIF 5 SOFTRST 4 INTEN 3 ACKEN 1 STOP	14 13 12 11 10 0 0 0 0 0 0 0 0 0 0 9 INTDEL 8	14 13 12 11 10 9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9 INTDEL Interval of 8 0 1* 1 2.4* 3 8* 0 1* 1 2.4* 3 8* 0 1* 7 IIF Interval of 8 0 1* 1 2.4* 3 8* 3 8* 7 IIF Interval of 8 0 1* 1 1 5 SOFTRST Soft Reset 0 0 Interval of 8 0 Soft Reset 0 0 Soft Reset 0 0 Interval of 8 0 Soft Reset 0 0 Interval of 8 0 Soft Reset 0 0 Soft Reset 0 0 Interval of 8 0 I	14 13 12 11 10 9 8 3 0 0 0 0 0 0 0 0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00	14 13 12 11 10 9 8 7 6 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <th>14 13 12 11 10 9 8 7 6 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0<th>14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1<th>14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1<th>141312111098765432000000000000000000000000000000000000000000000000000000000009INTDELInterval delay value between address and data transfer (or DATA and 011210121212121212121212121212121212121212121212121212121212131213131312131313121313131213131413121313141314131413141314131413141414141414141414141414141414141414141414141414141414141414141414141414141414141414<t< th=""><td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></t<></th></th></th></th>	14 13 12 11 10 9 8 7 6 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 <th>14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1<th>14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1<th>141312111098765432000000000000000000000000000000000000000000000000000000000009INTDELInterval delay value between address and data transfer (or DATA and 011210121212121212121212121212121212121212121212121212121212131213131312131313121313131213131413121313141314131413141314131413141414141414141414141414141414141414141414141414141414141414141414141414141414141414<t< th=""><td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></t<></th></th></th>	14 13 12 11 10 9 8 7 6 5 4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 <th>14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1<th>141312111098765432000000000000000000000000000000000000000000000000000000000009INTDELInterval delay value between address and data transfer (or DATA and 011210121212121212121212121212121212121212121212121212121212131213131312131313121313131213131413121313141314131413141314131413141414141414141414141414141414141414141414141414141414141414141414141414141414141414<t< th=""><td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></t<></th></th>	14 13 12 11 10 9 8 7 6 5 4 3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 <th>141312111098765432000000000000000000000000000000000000000000000000000000000009INTDELInterval delay value between address and data transfer (or DATA and 011210121212121212121212121212121212121212121212121212121212131213131312131313121313131213131413121313141314131413141314131413141414141414141414141414141414141414141414141414141414141414141414141414141414141414<t< th=""><td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></t<></th>	141312111098765432000000000000000000000000000000000000000000000000000000000009INTDELInterval delay value between address and data transfer (or DATA and 011210121212121212121212121212121212121212121212121212121212131213131312131313121313131213131413121313141314131413141314131413141414141414141414141414141414141414141414141414141414141414141414141414141414141414 <t< th=""><td>14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td></t<>	14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		





Figure 14-2 INTDEL in Master Mode

IC.SCLL I²C SCL LOW Duration Register

IC.SCLL is a 16-bit read/write register. SCL LOW time can be set by writing this register in Master mode.

IC.SCLL=0x40											000_A018				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SCLL														
	0xFFFF														
	RW														
			15 SCLL SCL LOW duration value.												
					SCL	L = (PCL	.K * SCLL	[15:0])+	2*PCLK	S					
			0 Default value is 0xFFFF.												
		-													



Figure 14-3 SCL LOW Timing



IC.SCLHI²C SCL HIGH Duration Register

IC.SCLH is a 16-bit read/write register. SCL HIGH time can be set by writing this register in Master mode.





Figure 14-4 SCL HIGH Timing

IC.SDH SDA Hold Register

IC.SDH is a 15-bit read/write register. SDA HOLD time can be set by writing this register in Master mode.







Figure 14-5 SDA HOLD Timing



Functional Description

I²C Bit Transfer

The data on the SDA line must be stable during the "H" period of the clock. The "H" or "L" state of the data line can only change when the clock signal on the SCL line is "L" (see Figure 14-6).



Figure 14-6 I²C Bus Bit Transfer

START/Repeated START/STOP

Within the procedure of the l²C-bus, unique situations arise which are defined as START(S) and STOP(P) conditions (see Figure 14-7).

An "H" to "L" transition on the SDA line while SCL is "H" is one such unique case. This situation indicates a START condition. An "L" to "H" transition on the SDA line while SCL is "H" defines a STOP condition.

START and STOP conditions are always generated by the Master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.

The bus is busy if a repeated START(Sr) is generated instead of a STOP condition. In this respect, the START(S) and repeated START(Sr) conditions are functionally identical. For the remainder of this document therefore, the S symbol will be used as a generic term to represent both the START and repeated START conditions, unless Sr is particularly relevant.

Detection of START and STOP conditions by devices connected to the bus is easy if they incorporate the necessary interfacing hardware. However, microcontrollers with no such interface have to sample the SDA line at least twice per clock period to sense the transition.





Figure 14-7 START and STOP Condition

Data Transfer

Every byte put on the SDA line must be 8-bits long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first (see Figure 14-8). If a slave can't receive or transmit another complete byte of data until it has performed some other function, for example servicing an internal interrupt, it can hold the clock line SCL "L" to force the master into a wait state. Data transfer then continues when the slave is ready for another byte of data and releases clock line SCL.

A message which starts with such an address can be terminated by generation of a STOP condition, even during the transmission of a byte. In this case, no acknowledge is generated.



Figure 14-8 I²C Bus Data Transfer



Acknowledge

Data transfer with acknowledge is obligatory. The acknowledge-related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse.

The receiver must pull down the SDA line during the acknowledge clock pulse so that it remains stable "L" during the "H" period of this clock pulse (see Figure 14-9). Set-up and hold times must also be taken into account.

When a slave doesn't acknowledge the slave address (for example, it is unable to receive or transmit because it is performing some real-time function), the data line must be left "H" by the slave. The master can then generate either a STOP condition to abort the transfer, or a repeated START condition to start a new transfer.

If a slave-receiver does acknowledge the slave address but, sometime later in the transfer cannot receive any more data bytes, the master must again abort the transfer. This is indicated by the slave generating the not-acknowledge on the first byte to follow. The slave leaves the data line "H" and the master generates a STOP or a repeated START condition.

If a master-receiver is involved in a transfer, it must signal the end of data to the slave-transmitter by not generating acknowledge on the last byte that was clocked out of the slave. The slave-transmitter must release the data line to allow the master to generate a STOP or repeated START condition.



Figure 14-9 I²C Bus Acknowledge



Synchronization

All masters generate their own clock on the SCL line to transfer messages on the I²C-bus. Data is only valid during the "H" period of the clock. Therefore, a defined clock is required for the bit-by-bit arbitration procedure to take place.

Clock synchronization is performed using the wired-AND connection of I²C interfaces to the SCL line. This means that an "H" to "L" transition on the SCL line will cause the devices to start counting off their "L" period and, once a device clock has gone "L", it will hold the SCL line in that state until the clock "H" state is reached (see Figure 14-10). However, the "L" to "H" transition of this clock may not change the state of the SCL line if another clock is still within its "L" by the device with the longest "L" period. Devices with shorter "L" periods enter an "H" wait-state during this time.

When all devices concerned have counted off their "L" period, the clock line will be released and go "H". There will then be no difference between the device clocks and the state of the SCL line, and the devices will start counting their "H" periods. The first device to complete its "H" period will again pull the SCL line "L".



Figure 14-10 Clock Synchronization During the Arbitration Procedure



Arbitration

A master may start a transfer only if the bus is free. Two or more masters may generate a START condition within the minimum hold time of the START condition which results in a defined START condition to the bus.

Arbitration takes place on the SDA line, while the SCL line is at the "H" level, in such a way that the master which transmits "H" level, while another master is transmitting "L" level will switch off its DATA output stage because the level on the bus doesn't correspond to its own level.

Arbitration can continue for many bits. Its first stage is comparison of the address bits. If the masters are each trying to address the same device, arbitration continues with comparison of the data-bits if they are master-transmitter or acknowledge-bits if they are master-receiver. Because address and data information on the I²C-bus is determined by the winning master, no information is lost during the arbitration process.

A master that loses the arbitration can generate clock pulses until the end of the byte in which it loses the arbitration.

If a master also incorporates a slave function and it loses arbitration during the addressing stage, it's possible that the winning master is trying to address it. The losing master must therefore switch over immediately to its slave mode.

Figure 14-11 shows the arbitration procedure for two masters. Of course, more may be involved (depending on how many masters are connected to the bus). As soon as there is a difference between the internal data level of the master generating Device1 data out and the actual level on the SDA line, its data output is switched off, which means that a "H" output level is then connected to the bus. This will not affect the data transfer initiated by the winning master.



Figure 14-11 Arbitration Procedure Between Two Masters

I²C Operation

 I^2C supports the interrupt operation. Once interrupt is serviced, the IIF (IC.CR[7]) flag is set. ICnSR shows I^2C bus status information and the SCL line stays "L" before the register is written as a certain value. The status register can be cleared by writing to the status register.



Master Transmitter

The master transmitter shows the flow of transmitter in Master mode (see Figure 14-12).



Figure 14-12 Transmitter Flowchart in Master Mode



Master Receiver

The master receiver shows the flow of receiver in Master mode (see Figure 14-13).



Figure 14-13 Receiver Flowchart in Master Mode



Slave Transmitter

The slave transmitter shows the flow of transmitter in Slave mode (see Figure 14-14).



Figure 14-14 Transmitter Flowchart in Slave Mode


Slave Receiver

The slave receiver shows the flow of receiver in Slave mode (see Figure 14-15).



Figure 14-15 Receiver Flowchart in Slave Mode



15. Motor Pulse Width Modulator (MPWM)

Overview

Motor Pulse Width Modulator (MPWM) is a programmable motor controller which is optimized for 3-phase AC and DC motor control applications. It can be used in many other applications that require timing, counting, and comparison features.

MPWM includes 3 channels, each of which controls a pair of outputs that can control a motor.

- 16-bit counter
- 6-channel outputs for motor control
- Dead-time support
- Protection event and over voltage event handling
- 6 ADC trigger outputs
- Interval interrupt mode (period interrupt only)
- Up-down count mode

The MPWM clock source which is MPWM counter clock source will be provided from the SCU block. The MPWM resolution and period will be defined by this MPWM clock configuration. The default MPWM clock is the same as the RINGOSC clock. Prior to enabling the MPWM module, proper MPWM clock selection is required.





Figure 15-1 Block Diagram

Pin Description

Table 15-1 External Signals

PIN NAME	TYPE	DESCRIPTION
MPWMUH	0	MPWM Phase-U H-side output
MPWMUL	0	MPWM Phase-U L-side output
MPWMVH	0	MPWM Phase-V H-side output
MPWMVL	0	MPWM Phase-V L-side output
MPWMWH	0	MPWM Phase-W H-side output
MPWMWL	0	MPWM Phase-W L-side output
PRTIN	I	MPWM Protection Input
OVIN	I	MPWM Over-voltage Input



Registers

The base address of MPWM is shown in Table 15-2.

Table 15-2 MPWM Base Address

NAME	BASE ADDRESS
MPWM	0x4000 4000

Table 15-3 shows the register memory map.

Table 15-3 MPWM Register Map

NAME	OFFSET	TYPE	DESCRIPTION	RESET VALUE
MP.MR	0x0000	RW	MPWM Mode register	0x0000 0000
MP.OLR	0x0004	RW	MPWM Output Level register	0x0000_0000
MP.FOR	0x0008	RW	MPWM Force Output register	0x0000 0000
MP.PRD	0x000C	RW	MPWM Period register	0x0000_0002
MP.DUH	0x0010	RW	MPWM Duty UH register	0x0000_0001
MP.DVH	0x0014	RW	MPWM Duty VH register	0x0000 0001
MP.DWH	0x0018	RW	MPWM Duty WH register	0x0000_0001
MP.DUL	0x001C	RW	MPWM Duty UL register	0x0000_0001
MP.DVL	0x0020	RW	MPWM Duty VL register	0x0000_0001
MP.DWL	0x0024	RW	MPWM Duty WL register	0x0000_0001
MP.CR1	0x0028	RW	MPWM Control register 1	0x0000 0000
MP.CR2	0x002C	RW	MPWM Control register 2	0x0000 0000
MP.SR	0x0030	R	MPWM Status register	0x0000 0000
MP.IER	0x0034	RW	MPWM Interrupt Enable	0x0000 0000
MP.CNT	0x0038	R	MPWM counter register	0x0000_0001
MP.DTR	0x003C	RW	MPWM dead time control	0x0000_0000
MP.PCR0	0x0040	RW	MPWM protection 0 control register	0x0000_0000
MP.PSR0	0x0044	RW	MPWM protection 0 status register	0x0000_0080
MP.PCR1	0x0048	RW	MPWM protection 1 control register	0x0000_0000
MP.PSR1	0x004C	RW	MPWM protection 1 status register	0x0000_0000
_	0x0054	-	Reserved	-
MP.ATR1	0x0058	RW	MPWM ADC Trigger reg1	0x0000_0000
MP.ATR2	0x005C	RW	MPWM ADC Trigger reg2	0x0000_0000
MP.ATR3	0x0060	RW	MPWM ADC Trigger reg3	0x0000_0000
MP.ATR4	0x0064	RW	MPWM ADC Trigger reg4	0x0000_0000
MP.ATR5	0x0068	RW	MPWM ADC Trigger reg5	0x0000_0000
MP.ATR6	0x006C	RW	MPWM ADC Trigger reg6	0x0000 0000



MP.MR MPWM Mode Register

The Motor PWM operation mode register is a 16-bit register.



After the initial PWM period and duty is set, the UAO bit should be set once for updating the setting value into internal operating registers. This action will help to transfer the setting data from the user interface register to the internal operating register. The UAO bit should stay at the set state for at least 2 PWM clock periods. If this does not occur, the update command can be missed and internal registers will retain the previous data.

The MCHMOD in the MP.MR field is only effective when MOTORB in MP.MR is a clear "0". Otherwise, the MCHMOD field value will be ignored internally and will retain the "00" value.

The UPDOWN in the MP.MR field is only effective when MOTORB in MP.MR is set to "1". Otherwise, the UPDOWN field value will be ignored internally and will retain the "1" value. In the Motor mode, the counter is always updown count operation.



MP.OLR MPWM Output Level Register

The PWM output level register is an 8-bit register. This register controls the active level of each PWM output port. The default active level is negated when the corresponding bit is set.

The normal level is defined in each operating mode.



The normal level is defined in each operating mode as shown in Table 15-4.

	Laval	NORM	AL mode	
	Level	UP Mode	UPDOWN Mode	
	Default level	LOW	HIGH	LOW
VVП	Active level	HIGH	LOW	HIGH
14/1	Default level	LOW	LOW	HIGH
VVL	Active level	HIGH	HIGH	LOW
	Default level	LOW	HIGH	LOW
VΠ	Active level	HIGH	LOW	HIGH
M	Default level	LOW	LOW	HIGH
VL	Active level	HIGH	HIGH	LOW
	Default level	LOW	HIGH	LOW
UL	Active level	HIGH	LOW	HIGH
1.11	Default level	LOW	LOW	HIGH
UL	Active level	HIGH	HIGH	LOW

Table 15-4 MPWM Output Level Setting

The Polarity Control block is shown in Figure 15-2 using the WH signal polarity control example.







MP.FOR MPWM Force Output Register

The PWM force output register is an 8-bit register. The PWM output level can be forced by an abnormal event externally or user-intended condition. When the forced condition occurs, each PWM output level which is programmed in the Force Output register will be forced.

7	6		5	4	3	2	1	0
		W	/HFL	VHFL	UHFL	WLFL	VLFL	ULFL
0	0		0	0	0	0	0	0
		I	RW	RW	RW	RW	RW	RW
		5	WHFL		Select WH Outpu			
				(Output For			
					1 Output For	ce Level is 'H'		
		4	VHFL		Select VH Output			
				(Output For			
					1 Output For	ce Level is 'H'		
		3	UHFL		Select UH Output	t Force Level		
				(Output For	ce Level is 'L'		
					1 Output For	ce Level is 'H'		
		2	WLFL		Select WL Outpu	t Force Level		
				(Output For	ce Level is 'L'		
					1 Output For	ce Level is 'H'		
		1	VLFL		Select VL Output	Force Level		
				(Output For			
					1 Output For	ce Level is 'H'		
		0	ULFL		Select UL Output	Force Level		
				(Output For			
		_		:	1 Output For	ce Level is 'H'		

MP.FOR=0x4000_4008



MP.CR1 MPWM Control Register 1

The PWM Control Register 1 is a 16-bit register.



Basically, PRDIRQ and BOTIRQ are generated every period. However, the interrupt interval can be controlled from 0 to 8 periods. When IRQN.CR1 = 0, the interrupt is requested every period, otherwise the interrupt is requested every (IRQN+1) times of period.

MP.CR2 MPWM Control Register 2

The PWM Control Register 2 is an 8-bit register.





MP.PRD MPWM Period Register

The PWM Period register is a 16-bit register.

													MF	P.PRD=0x	4000400C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							PER	IOD							
							0x0	002							
							R	w							
				15	PER	IOD	1	.6-bit PV	/M perio	d. It sho	uld be la	rger tha	n 0x0010)	
				0			(i	if Duty is	0x0000,	, PWM v	/ill not w	ork)			

MP.DUH MPWM Duty UH Register

The PWM UH channel duty register is a 16-bit register.



MP.DVH MPWM Duty VH Register

The PWM VH channel duty register is a 16-bit register.

													MP.I	OVH=0x40	000_4014
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	JTY							
							0	001							
							UXL	001							
							R	w							
				15	DUT	Y	1	.6-bit PV	/M Duty	for VH c	output.				
				0			ľ	t should	be large	r than 0>	0001				
							(if Duty is	0x0000	, PWM v	vill not w	ork)			



MP.DWHMPWM Duty WH Register

The PWM WH channel duty register is a 16-bit register.

													MP.D	WH=0x40	000_4018
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	ЈТҮ							
							0x0	001							
							R	w							
				15	DUT	ΓY	1	6-bit PV	/M Duty	for WH	output.				
				0			ľ	t should	be large	r than 0>	0001				
							(if Duty is	0x0000	, PWM w	vill not w	ork)			

MP.DUL MPWM Duty UL Register

The PWM UL channel duty register is a 16-bit register.

													MP.I	DUL=0x40	000_401C
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	ЈТΥ							
							0x0	001							
							R	w							
				15	DUT	Υ	1	6-bit PW	/M Duty	for UL o	utput.				
							ľ	t should	be larger	r than 0>	0001				
				0			(if Duty is	0x0000,	PWM v	/ill not w	ork)			

MP.DVL MPWM Duty VL Register

The PWM VL channel duty register is a 16-bit register.

													MP.	DVL=0x4	000_4020
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	ЈТΥ							
							0x0	001							
							R	w							
•															
				15	DUT	ΓY	1	6-bit PW	/M Duty	for VL o	utput.				
							ľ	t should	be large	r than 0x	0001				
				0			(if Duty is	0x0000,	PWM v	vill not w	ork)			



MP.DWL MPWM Duty WL Register

The PWM WL channel duty register is a 16-bit register.

													MP.C	OWL=0x4	000_4024
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							DL	ΙТΥ							
							0x0	001							
							R	w							
				15	DUT	Y	1	.6-bit PW t should	/M Duty be large	for WL o	output. 0001				
				0			(i	if Duty is	0x0000	, PWM v	vill not w	ork)			

MP.IER MPWM Interrupt Enable Register

The PWM Interrupt Enable Register is an 8-bit register.

MP.IER=0x4000_4034

7	6	5	4	3	2	1	0
PRDIEN	BOTIEN	WHIE	VHIE	UHIE	WLIE	VLIE	ULIE
0	0	0	0	0	0	0	0
RW	RW	RW	RW	RW	RW	RW	RW

7	PRDIEN	PWM Counter Period Interrupt enable
		0 interrupt disable
		1 interrupt enable
6	BOTIEN	PWM Counter Bottom Interrupt enable
		0 interrupt disable
		1 interrupt enable
5	WHIE	WH Duty or ATR6 Match Interrupt enable
	ATR6IE	0 interrupt disable
		1 interrupt enable
4	VHIE	VH Duty or ATR5 Match Interrupt enable
	ATR5IE	0 interrupt disable
		1 interrupt enable
3	UHIE	UH Duty or ATR4 Match Interrupt enable
	ATR4IE	0 interrupt disable
		1 interrupt enable
2	WLIE	WL Duty or ATR3 Match Interrupt enable
		WE buty of Arris Mater interrupt enable
	ATR3IE	0 interrupt disable
	ATR3IE	0 interrupt disable 1 interrupt enable
1	ATR3IE VLIE	0 interrupt disable 1 interrupt enable VL Duty or ATR2 Match Interrupt enable
1	ATR3IE VLIE ATR2IE	0 interrupt disable 1 interrupt enable VL Duty or ATR2 Match Interrupt enable 0 interrupt disable
1	ATR3IE VLIE ATR2IE	0 interrupt disable 1 interrupt enable VL Duty or ATR2 Match Interrupt enable 0 interrupt disable 1 interrupt enable
1	ATR3IE VLIE ATR2IE ULIE	0 interrupt disable 1 interrupt enable VL Duty or ATR2 Match Interrupt enable 0 interrupt disable 1 interrupt enable UL Duty or ATR1 Match Interrupt enable
1	ATR3IE VLIE ATR2IE ULIE ATR1IE	0 interrupt disable 1 interrupt enable VL Duty or ATR2 Match Interrupt enable 0 interrupt disable 1 interrupt enable UL Duty or ATR1 Match Interrupt enable 0 interrupt disable



Product Specification

MP.IER[5:0] control bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.

MP.SR MPWM Status Register

The PWM Status Register is a 16-bit register.

											MP.SR=0x4000_403										
15	14	13	12 11 10 9		8	7	6	5	4	3	2	1	0								
DOWN	IRQCNT							PRDIF	BOTIF	DWHIF ATR6F	DVHIF ATRSF	DUHIF ATR4F	DWLIF ATR3F	DVLIF ATR2F	DULIF Atrif						
0	000			0	0	0	0	0	0	0	0	0	0	0	0						
RW		RW						RW	RW	RW	RW	RW	RW	RW	RW						

15	DOWN	0	PWM Count Up
		1	PWM Count Down
14	IRQCNT[2:0]		Interrupt count number of period match
12			(Interval PRDIRQ mode)
7	PRDIF		PWM Period Interrupt flag(write "1" to clear flag)
		0	No interrupt occurred
		1	Interrupt occurred
6	BOTIF		PWM Bottom Interrupt flag(write "1" to clear flag)
		0	No interrupt occurred
		1	Interrupt occurred
5	DWHIF		PWM duty WH interrupt flag(write "1" to clear flag)
	ATR6F		(Duty interrupt is enabled if ATR6 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
4	DVHIF		PWM duty VH interrupt flag(write "1" to clear flag)
	ATR5F		(Duty interrupt is enabled if ATR5 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
3	DUHIF		PWM duty UH interrupt flag(write "1" to clear flag)
	ATR4F		(Duty interrupt is enabled if ATR4 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
2	DWLIF		PWM duty WL interrupt flag(write "1" to clear flag)
	ATR3F		(Duty interrupt is enabled if ATR3 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
1	DVLIF		PWM duty VL interrupt flag(write "1" to clear flag)
	ATR2F		(Duty interrupt is enabled if ATR2 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred
0	DULIF		PWM duty UL interrupt flag(write "1" to clear flag)
	ATR1F		(Duty interrupt is enabled if ATR1 was disabled)
		0	No interrupt occurred
		1	Interrupt occurred

MP.SR[5:0] status bits are shared by the duty match interrupt event and ADC trigger match interrupt event. When the ADC trigger mode is disabled, the interrupt is generated by the duty match condition. In other instances, the interrupt is generated by the ADC trigger counter match condition. The ADC trigger mode is selected by the ATMOD bit field in the ATRm register.



MPDTR-0v/000 /030

MP.CNT MPWM Counter Register

The PWM Counter Register is a 16-bit read-only register.



MP.DTR MPWM Dead Time Register

The PWM Dead Time register is a 16-bit register.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
DTEN	PSHRT						DTCLK				2	5							
0	0	0	0	0	0	0	0				0x	00							
RW							RW				R	w							
				15	DTEN		Dead 2 cha	d-time fur annel syr	nction e nmetric	nable mode d	oes not s	support	dead tim	e functi	on. It				
							0 Disable Dead-time function 1 Enable Dead-time function Protect short condition												
				14	PSHRT	1 Enable Dead-time function Protect short condition This function is effective only for 2 channel symmetric mode. For channel mode, never activated on both H-side and L-side at sar time. L-side is always opposite of H-side. 0 Enable output short protection function. (Turn off both output when both H-side and L-side are active 1 Disable output short protection function.													
				8	DTCLK		Dead 0 1	Dead-time prescaler 0 Dead time counter uses PWM CLK/4 1 Dead time counter uses PWM CLK/16											
				7	DT		Deac high	d Time va transitio	alue (De n' in nor	ad time mal pola	setting r arity)	nakes o	utput de	lay of 'lo	ow to				
				0			0x01	~0xFF : I	Dead tin	ne									

The Protect Short condition is only for internal PWM level, not for external PWM level. When the internal signal of H-side and L-side are the same high level, the protection short function works to force both H-side and L-side to low level.



MP.PCRn

MPWM Protection 0,1 Control Register

The PWM Protection Control register is a 16-bit register.

										М	IP.PCR0=0	x4000_4	040, MP.P	CR1=0x40	000_4048
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PROTEN	PROTPOL					PROTD		PROTIE		МТОЯЧНМ	VHPROTM	UHPROTM	WLPROTM	VLPROTM	ИГРКОТМ
0	0					000		0		0	0	0	0	0	0
RW	RW					RW		RW		RW	RW	RW	RW	RW	RW

15	PROTOEN	Enable Protection Input 0
14	PROTOPOL	Select Protection Input Polarity
		0: Low-Active
		1: High-Active
10	PROTD	Protection Input debounce
8		0 – no debounce
		1~7 – debounce by (MPWMCLK * PROTD[2:0])
7	PROTIE	Protection Interrupt enable
		0 Disable protection interrupt
		1 Enable protection interrupt
5	WHPROTM	Activate W-phase H-side protection output
		0 Disable Protection Output
		1 Enable Protection Output with FOR value
4	VHPROTM	Activate V-phase H-side protection output
		0 Disable Protection Output
		1 Enable Protection Output with FOR value
3	UHPROTM	Activate U-phase H-side protection output
		0 Disable Protection Output
		1 Enable Protection Output with FOR value
2	WLPROTM	Activate W-phase L-side protection output
		0 Disable Protection Output
		1 Enable Protection Output with FOR value
1	VLPROTM	Activate V-phase L-side protection output
		0 Disable Protection Output
		1 Enable Protection Output with FOR value
0	ULPROTM	Activate U-phase L-side protection output
		0 Disable Protection Output
		1 Enable Protection Output with FOR value

Note: MP.PCR0 is related to the PRTIN pin and MP.PCR1 is related to OVIN.



MP.PSRn

MPWM Protection 0,1 Status Register

The PWM Protection Status Register is a 16-bit register.

This register indicates which outputs are disabled. Users have the ability to set the output masks manually.

If PROTKEY is not written when writing any value, the written values are ignored.

MP.PSR0=0x4000_4044, MP.PSR1=0x4000_404C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			PRO	TKEY				PROTIF		WHPROTF	VHPROTF	UHPROTF	WLPROTF	VLPROTF	ULPROTF
				_				0		0	0	0	0	0	0
			w	0				RC		RW	RW	RW	RW	RW	RW
				15 8	PROTH	<ey< td=""><td>P T (1</td><td>rotection o clear fl PSR0 key</td><th>n Clear A ags, writ is 0xCA</th><th>access Ke the ke and PSR</th><td>y with p 1 key is (</td><td>rotectior DxAC)</td><th>n flag</th><th></th><td></td></ey<>	P T (1	rotection o clear fl PSR0 key	n Clear A ags, writ is 0xCA	access Ke the ke and PSR	y with p 1 key is (rotectior DxAC)	n flag		
				7	PROTI	F	V P	Vriting w Protection	n Interru	ROTKEY	prohibite	ed.			
				,	THO I		0	No l	Protectic tection li	on Interr nterrupt	upt occurre	d			
				5	WHPR	tOt	A	ctivate V	V-phase	H-side p	rotectio	n flag			
							0 1	Prot Prot	tection n tection o	ot occur	red. or prote	ction ou	tput ena	bled	
				4	VHPR	от		ctivate V	/-phase I	H-side pr	otection	n flag			<u> </u>
							0	Prot	tection n		red. or prote	ction ou	tnut ona	hlad	
				3	UHPR	от	A	ctivate L	J-phase	H-side pi	otection	n flag	iput ena	bieu	
							0	Prot	tection n	iot occur	red.				
							1	Prot	tection o	occurred	or prote	ction ou	tput ena	bled	
				2	WLPR	ОТ		ctivate V	V-phase	L-side p	rotection	n flag			
							1	Prot	tection n	ot occur occurred	rea. or prote	ction ou	tnut ena	hled	
				1	VLPRC	т	A	ctivate V	/-phase I	L-side pr	otection	flag	iput chu	bicu	
							0	Prot	tection n	ot occur	red.	- 0			
							1	Prot	tection o	occurred	or prote	ction ou	tput ena	bled	
				0	ULPRO	ЭТ	A	ctivate L	J-phase	L-side pr	otection	flag			
							0	Prot	tection n	ot occur	red.	ation co		ام ما	
							1	Prot	tection o	occurred	or prote	ction ou	tput ena	DIEC	

If the PROTEN bit in the MP.PCRn register is enabled, on any asserting signal on the external protection pins, the PWM output will be prohibited when output values are defined in the MP.FOLR register.

Users can prohibit the output manually by writing the designated value into the MP.PSRn register.

Note: MP.PSR0 is related to the PRTIN pin and MP.PSR1 is related to OVIN.



MP.ATRm

MPWM ADC Trigger Counter m Register

MP.ATR1	MPWM ADC Trigger Counter 1 Register
MP.ATR2	MPWM ADC Trigger Counter 2 Register
MP.ATR3	MPWM ADC Trigger Counter 3 Register
MP.ATR4	MPWM ADC Trigger Counter 4 Register
MP.ATR5	MPWM ADC Trigger Counter 5 Register
MP.ATR6	MPWM ADC Trigger Counter 6 Register

The PWM ADC Trigger Counter Register is a 32-bit register.

MP.ATR1=0x4000_4058 MP.ATR2=0x4000_405C MP.ATR3=0x4000_4060 MP.ATR4=0x4000_4064 MP.ATR5=0x4000_4068 MP.ATR6=0x4000_406C

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												ATUDT			ATMOD									CNT							
0	0	0	0	0	0	0	0	0	0	0	0	0	0	(0								0x0	0000							
												RW			R V								R	w							
I								I 																							
								1	9	A	TUD	Г		Trigger register update mode																	
														0	ADC trigger value applied at period match event																
															(3	at th	e sa	me t	time	wit	n pe	riod	and	dut	y reg	giste	rs uj	odat	e)		
														1	Т	rigge	er re	giste	er up	odat	e mo	ode									
															V	Vher	ו thi	is bi	t se	t, w	ritte	n Tr	igge	r r	egis	ter v	valu	es ai	re se	nt t	0
															t	rigge	er o	com	oare	bl	ock	aft	er	two	P١	ΝM	clc	cks	(th	oug	sh
															S	ynch	ironi	izatio	on lo	ogic)											
								1	.7	A	ГМС	D		AD	OC tri	gger	r Mo	de r	egis	ter											
								1	.6					00) ADC trigger Disable																
														01	Trigger out when up count match																
														10	Т	rigge	er ou	ut wl	hen	dow	n co	unt	mat	ch							
														00	Т	rigge	er ou	ut wl	hen	ир-с	lowr	า coเ	unt r	natc	h						
								1	5	A	TCN	Г		AD	OC Tr	iggei	r cou	unte	r												
								0)					(it	shou	ıld b	e les	ss th	an F	ww	l per	iod)									



Functional Description

The MPWM includes three channels, each of which controls a pair of outputs that in turn can control an offchip component. In normal PWM mode, each channel runs independently. 6 PWM outputs can be generated.

Each PWM output is built with various settings. Figure 15-3 shows the flow for generating PWM output signal.



Figure 15-3 PWM Output Generation Chain

Normal PWM UP Count Mode Timing

In normal PWM mode, each channel runs independently. Six PWM outputs can be generated. The example waveform is shown in Figure 15-4. Before PSTART is activated, the PWM output will stay at default value L. When PSTART is enabled, the period counter starts up count until the MP.PRD count value. In the first period, the MPWM does not generate a PWM pulse.

The PWM pulse is generated from the second period. The active level is driven at the start of the counter value during duty value time.







Normal PWM UP/DOWN Count Mode Timing

The basic operation of UP/DOWN count mode is the same as UP count mode except the one period is twice the UP count mode. The default active level is opposite in a pair PWM output. This output polarity can be controlled by the MP.OLR register.





Motor PWM 2-Channel Symmetric Mode Timing

The motor PWM operation has three types of operating modes: 2-Channel Symmetric mode, 1-Channel Symmetric mode, and 1-Channel Asymmetric mode.

Figure 15-5 is for 2 channel symmetric mode waveform.



Figure 15-5 2-Channel Symmetric Mode Waveform (MOTORB=0, MCHMOD=00)

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the duty level is matched in up count period and is returned to the default level when the duty level is matched in down count period.

The symmetrical feature appears in each channel that is controlled by the corresponding duty register value.



Motor PWM 1-Channel Asymmetric Mode Timing

The 1-Channel Asymmetric mode makes asymmetric duration pulses which are defined by the H-side and Lside duty register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side duty register matching condition makes the active level pulse and during down count period, the Lside duty register matching condition makes the default level pulse.



Figure 15.2 1-Channel Asymmetric Mode Waveform (MOTORB=0, MCHMOD=01)

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the L-side duty level is matched in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.



Motor PWM 1-Channel Symmetric Mode Timing

The 1-channel symmetric mode makes symmetric duration pulses which are defined by the H-side DUTY register. Therefore, the L-side signal is always the negative signal of H-side. During up count period, the H-side DUTY register matching condition makes the active level pulse and during down count period, the H-side DUTY register matching condition also makes the default level pulse.



Figure 15.3 1-Channel Symmetric Mode Waveform (MOTORB=0, MCHMOD=10)

The default start level of both H-side and L-side is low. For the H-side, the PWM output level is changed to active level when the H-side duty level is matched in up count period and is returned to the default level when the H-side duty level is matched again in down count period.

When the PSTART is set, the L-side PWM output is changed to the active level, then the L-side PWM output is the inverse output of H-side output.



PWM Dead-time Operation

To prevent an external short condition, the MPWM provides dead time functionality. This function is only available for Motor PWM mode. When either H-side or L-side output changes to active level, dead time will be inserted if the DTEN.MP.DTR bit is enabled.

The duration of dead time is determined by the value in the DT.MP.DTR[7:0] field.

When DTCLK = 0, the dead time duration = DT[7:0] * (PWM clock period * 4)

When DTCLK = 1, the dead time duration = DT[7:0] * (PWM clock period * 16)

When the PWM counter reaches duty value, the PWM output is masked and the dead time counter starts to run. When the dead time counter reaches the value in the DT[7:0] register, the output mask is disabled.

Figure 15-6 is an example of dead time operation in 1-Channel Symmetric mode.



Figure 15-6 PWM Dead-time Operation Timing Diagram (Symmetric Mode)

Figure 15-7 shows an example of 1-Channel Asymmetric mode operation.



Figure 15-7 PWM Dead-time Operation Timing Diagram (Asymmetric Mode)



For 2-Channel Symmetric mode, the dead time function is not available. Therefore, the dead condition is generated by each channel's duty control.

MPWM Dead-time Timing Examples in Special Case

The following figures show how dead-time operates.

An example of normal dead time is explained. Dead time masking is activated at duty match time and the dead time counter runs. When the dead time counter reaches the dead time value, the mask is disabled.



Figure 15.4 Normal Dead-time Operation (T_{DUTY}>T_{DT})

The following images show special instances of dead time configuration.









Figure 15-9 Zero H-side Pulse Timing (T_{DT}>2xT_{DUTY})





Figure 15-10 Minimum L-side Pulse Timing (T_{DT}<Period-T_{DUTY})



Figure 15-11 Zero L-side Pulse Timing (T_{DT}>Period-T_{DUTY})





Figure 15-12 H-side Always On (T_{DUTY}=Period: Dead-time Disabled)



Figure 15-13 L-side Always On (T_{DUTY}='0': Dead-time Disabled)



Symmetrical Mode vs Asymmetrical Mode

In Symmetrical mode, the wave form is between the up and down counters. The same duty value is used for both the up and down counter matches. The on time and off time is the same between the up and down counters. The end result is that in a period, the duty time is centered in the period.



Figure 15-14 Symmetrical PWM Timing

In Asymmetrical mode, the wave from is not symmetric between the up and down counters. The Duty High is used to match on the up counter and the Duty Low is used to match on the down counter.



Figure 15-15 Asymmetrical PWM Timing and Sensing Margin



Description of ADC Triggering Function

A total of six ADC trigger timing registers are provided. This dedicated register triggers a signal to start ADC conversion. The conversion channel of ADC is defined in the ADC Control register.



Figure 15-16 ADC Triggering Function Timing Diagram







Figure 15-17 An Example of ADC Acquisition Timing by Event from MPWM



Interrupt Generation Timing

Each timing event can make an interrupt request to the CPU.



Figure 15-18 Interrupt Generation Timing



16. Divider (DIV64)

Overview

The divider module provides the hardware divider the ability to accelerate complicated calculations. This divider is a sequential 64-bit/32-bit divider and requires 32 clock cycles for one operation.

The equation for this operation is:

(AREGH,AREGL)/BREG = (QREGH,QREGL)

- Unsigned 64-bit dividend
- Unsigned 32-bit divisor
- Unsigned 64-bit quotient
- Unsigned 32-bit remainder
- Unsigned 32-cycle operating time



Figure 16-1 Block Diagram



Registers

The base address of the divider is 0x4000_0500 and the register map is described in Table 16-1.

Table 16-1 DIV64 Base Address

NAME	BASE ADDRESS
DIV64	0x4000 0500

NAME	OFFSET	TYPE	DESCRIPTION	RESET VALUE
CR	0x0000	RW	DIV control register	0x00000000
AREGL	0x0004	RW	Most 32bit data register for dividend	0x00000000
AREGH	0x0008	RW	Least 32bit data register for dividend	0x00000000
BREG	0x000C	RW	32bit data register for divisor	0x00000000
QREGL	0x0010	R	Most 32bit data register for quotient	0x00000000
QREGH	0x0014	R	Least 32bit data register for quotient	0x00000000
RREG	0x0018	R	32bit data register for remainder	0x00000000

Table 16-2 DIV64 Register Map



CR Divider Control Register

The DIVCON register controls the hardware divider module.





AREGL AREG (Dividend) Lower 32-bit Register

The lower 32-bit value of dividend should be written to this register.

																											AR	EGL	=0x4	000_	0504
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AREGL[31:0]																														
	0x0000_0000																														
															R	w															
								3	1	A	REG	L			L	.owe	r 32	bit v	value	e for	divi	deno	1 A.								
								3 0	1	A	REG	L			L	.owe	r 32	bit v	value	e for	divi	deno	ΙA.								

AREGH AREG (Dividend) High 32-bit Register

The high 32-bit value of dividend should be written to this register.

																											AR	EGH	=0x4	000	_0508
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														AF	REGH	[63:	32]														
														0>	(000	0_00	00														
															R	w															
									1	٨	DEC				L	ligh	27 h	it va		for c	livid	and	٨								
								5 0) 1	А	REGI	Π			Г	iigii	52 U	IL Vd	nue		IIVIU	enu	А.								

BREG BREG (Divisor) Register

The 32-bit value of the divisor should be written to this register.

When the MODE bit is set to 1, the divide operation is started automatically as soon as the value is written to this register.

																											В	REG	=0x4	000_	_050C
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														E	BREG	[31:0)]														
														0	k000	0_00	00														
															R	w															
								3	31)	В	REG				(1)	32 bi	t val	ue fo	or di	viso	r B.										



QREGL QREG (Quotient) Lower 32-bit Register

The divider stores the lower 32-bit value of the quotient in this register.

																											QF	REGL	=0x4	000_	0510
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														q	REG	L[31:	0]														
														0>	×000	0_00	00														
															I	R															
								3	1	Q	REG	L			L	.owe	r 32	bit	valu	e for	quo	tien	t.								

QREGH QREG (Quotient) High 32-bit Register

The divider stores the high 32-bit value of the quotient in this register.

																											QR	EGH=	=0x4(000_0	0514
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														QF	REGH	[63:3	32]														
														0>	0000	00_00	00														
															F	र															
								3	1	Q	REG	Н			H	ligh	32 b	it va	lue f	for q	uoti	ent.									
								 O 																							

RREG RREG (Remainter) Register

The divider stores the 32-bit value of the remainder in this register.

																											R	REG	=0x4	000	_0518
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														F	RREG	[31:()]														
														0>	(000	0_00	00														
															I	R															
								3	51)	R	REG				1	32 bi	t val	ue fo	or re	maii	nder	•									



17. 12-Bit A/D Converter

Introduction

The ADC block consists of 1 ADC unit, with the following features:

- 12 channels of analog inputs
- Single and Continuous conversion mode
- Up to 8 times sequential conversion support
- Software trigger support
- 3 internal trigger sources support (Soft-trig, MPWM, Timers)
- Adjustable sample and hold time



Figure 17-1 Block Diagram



Pin Description

PIN NAME	TYPE	DESCRIPTION
VDD	Р	Analog Power(2.4V~5V)
VSS	Р	Analog GND
AN0	А	ADC Input 0
AN1	А	ADC Input 1
AN2	А	ADC Input 2
AN3	А	ADC Input 3
AN4	А	ADC Input 4
AN5	А	ADC Input 5
AN6	А	ADC Input 6
AN7	А	ADC Input 7
AN8	А	ADC Input 8
AN9	A	ADC Input 9
AN10	A	ADC Input 10
AN11	A	ADC Input 11

Table 17-1 External Signal

Registers

The base address of the ADC unit is shown in Table 17-2.

Table 17-2 ADC Base Address

NAME	BASE ADDRESS
ADC	0x4000 B000

Table 17-3 ADC Register Map

NAME	OFFSET	TYPE	DESCRIPTION	RESET VALUE
AD.MR	0x0000	RW	ADC Mode register	0x00
AD.CSCR	0x0004	RW	ADC Current Sequence/Channel register	0x00
AD.CCR	0x0008	RW	ADC Clock Control register	0x80
AD.TRG	0x000C	RW	ADC Trigger Selection register	0x00
-	0x0010	-	Reserved	-
-	0x0014	-	Reserved	-
AD.SCSR	0x0018	RW	ADC Burst mode channel select	0x00
AD.CR	0x0020	RW	ADC Control register	0x00
AD.SR	0x0024	RW	ADC Status register	0x00
AD.IER	0x0028	RW	ADC Interrupt Enable register	0x00
-	0x002C	-	Reserved	-
AD.DR0	0x0030	R	ADCn Sequence 0 Data register	0x00
AD.DR1	0x0034	R	ADCn Sequence 1 Data register	0x00
AD.DR2	0x0038	R	ADCn Sequence 2 Data register	0x00
AD.DR3	0x003C	R	ADCn Sequence 3 Data register	0x00
AD.DR4	0x0040	R	ADCn Sequence 4 Data register	0x00
AD.DR5	0x0044	R	ADCn Sequence 5 Data register	0x00
AD.DR6	0x0048	R	ADCn Sequence 6 Data register	0x00
AD.DR7	0x004C	R	ADCn Sequence 7 Data register	0x00


AD.MR ADC Mode Register

The ADC Mode registers are 32-bit registers.

This register configures the ADC operation mode. This register should be writen first before the other registers.

																										AD		=0x4	000_8000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	' (5	54	3	2	1 0
																	E					CNT		z į	-	QD			SEL
																	STS					SEQ		A S	AK	ADA			TRG
																						•,							
																	0x0					0x0	0)	0 0	0	0x0			0x0
								Ì									RW					RW	R	N R	N	RW			RW
																							1						
							16		STS	EL		S	Samp	oling	Tim	ne Se	electi	on											
												A	ADC	Sam	ple	& ⊦	lold	circ	uit	samp	ling	time	bec	ome	(2	+ STS	EL[4	:0])	MCLK
												c	ycle	S															
							12					Ν	Minir	mun	n sar	mpliı	ng tir	ne i	s 2	MCLK	сус	es							
							10		SEC	CNT	•	1	Jum	ber	of co	overs	sion i	in a	seq	uence	e .								
							8					l'			Dis	2′h(0 and	d SE	QCI	NIIS	not	3'h0,	CSE	QN	will	l be in	crea	sed	up to
												3 +	o kr		bot	igge	n Tri		SEU rs a	und S		NT in	bur	in Di st co	ursi anv	arsion	. see	2 14. do p	4.1 3
												ر د	ingle		nier	ntial	conv	erti	ns a on r	node	LQC		bui	51 0	5110	ersion	mo	ue a	
												0	00		1st s	single	seaue	ential	conv	version		100		5st si	ngle	sequent	ial co	nvers	ion
															or 1	burst	: count	:						or 5 k	ourst	count			
												0	01		2nd	single	e sequ	entia	l con	versio	ı	101		6st si	ngle	sequent	ial co	nvers	ion
															or 2	burst	: count	s						or 6 k	ourst	counts			
												0	10		3rd s	single	seque	ential	l con	version	I	110		7st si	ngle	sequent	ial co	nvers	ion
															or 3	burst	: count	s						or 7 k	ourst	counts			
												0	11		4st s	single	seque	ential	conv	ersion/		111		8st si	ngle	sequent	ial co	nvers	ion
							-						<u> </u>		or 4	burst	count	S						or 8 k	ourst	counts			
							/		ADE	IN)		AD	C ais	able												
							6		VBC	т		ر ۲	<u> </u>		Sto	n at	the c	bnd	ofs	مىرىم	nco								
							0		ANJ	, ,		Ċ	,		Sho	p at puld	set A	STA	RTa	eque as 1 to	nce. o res	tart a	gain						
												1	L		Res	tart	at th	e er	nd o	of seq	ueno	ce.	0						
							5		AD	ИОГ)	C	00		Sin	gle c	conve	ersio	n n	node	(sing	gle seo	quer	ntial	cor	nversio	n m	ode	when
							4								SEC		T is n	ot 0	x0)										
												C)1		Bur	st co	onver	rsior	n mo	ode									
												1	.0		Res	erve	ed												
												1	.1		Res	erve	ed												
							1		TRG	SEL		0	00		Eve	ent Ti	rigge	r Di	sabl	ed/So	oft-T	rigger	On	у					
							0					0)1		Tim	ner E	vent	Trig	ger										
												_1	0		MP	WM	l Ever	nt Tr	rigge	er									
												1	1		Res	erve	ed												

If ADCMOD was set for Burst Mode, ADC channels are controlled by SEQ0CH ~ SEQ7CH. Sequential mode always start from SEQ0CH. (In 3 sequential mode, Analog inputs of channels which assigned at SEQ0CH, SEQ1CH and SEQ2CH are converted sequentially).



ı.

AD.CSCR ADC Current Sequence/Channel Register

ADC Current Sequence/Channel registers are 7-bit registers. This register consists of Current Sequence Numbers and Current Active Channel values. A Current Sequence Number (CSEQN) can be written to change the next sequence number. When you write CSEQN as 0x7 when CSEQN is 0x3 and AD.MR.SEQCNT is 0x7, the next sequence number is 0x7. AD converts the AD.SCSR.SEQ7CH channel and the 4,5,6 sequences are skipped. This register should be written first, before AD.SCSR.

AD.CSCR=0x4000_B004

7	6		5	4		3	2	1	0	
-		CS	EQN				CA	СН		
-		C)x0				0x	0		
-		F	RW				R	C		
		-						-		
		6	CSEQN	C	urrent	Sequence Nu	nber, can wri	te when not ab	usy	
		4		А	D sta	arts conversio	on the AD	.SCSR.SEQ*CH's	channel	by
				A	D.TRG.	.SEQTRG* in Si	ngle sequent	ial mode.		
				A	D sta	arts conversio	on the AD	SCSR.SEQ*CH's	channel	by
				A	D.TRG.	.BSTTRG in Bui	st mode			
				0	000	Current Seq	uence is 0			
						the AD.SC	SR.SEQ0CH's	channel is	converted	by
						AD.TRG.SEQ	TRG0 in Sin	gle sequential	mode or	by
						AD.TRG.BST	۲RG in Burst ۱	node		
				0	001	Current Seq	uence is 1			
				0	010	Current Seq	uence is 2			
				0	011	Current Seq	uence is 3			
				0	100	Current Seq	uence is 4			
				0	101	Current Seq	uence is 5			
				0	110	Current Seq	uence is 6			
				0	111	Current Seq	uence is 7			
		3	CACH	C	urrent	Active Channe	el			
		0		0	000	ADC channe	l 0 is active			
				0	001	ADC channe	l 1 is active			
				0	010	ADC channe	l 2 is active			
				0	011	ADC channe	l 3 is active			
				0	100	ADC channe	l 4 is active			
				0	101	ADC channe	l 5 is active			
				0	110	ADC channe	l 6 is active			
				0	111	ADC channe	l 7 is active			
				1	000	ADC channe	l 8 is active			
				1	001	ADC channe	l 9 is active			
				1	010	ADC channe	l 10 is active			
				1	011	ADC channe	l 11 is active			
				1	100	reserved				
				1	101	reserved				
				1	110	reserved				



AD.CCR=0x4000_B008

AD.CCR ADC Clock Control Register

The ADC Control registers are 16-bit registers. The ADC Clock Control Register sets the ADC clock for determining the period to execute a conversion.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCPDA				CLKDIV				ADCPD	ЕХТСІК	CLKINVT			-		
0				0x00				1	0	0					
RW				RW				RW	RW	RW					
				15	ADC	CPDA	A	ADC R-DA	AC disabl "1" here	e to save	e power ional bit)				
				14	CLK	DIV[6:0]	4	ADC clock	k divider	when EX	(TCLK is '	0'.			
				8			A	ADC clock	k = systei	m clock/	CLKDIV				
							C	CKDIV=0	: ADC clo	ock=syste	em clock				
							C	CKDIV=1	: ADC clo	ock=stop					
				7	ADC	CPD	A	ADC Pow	er Down						
							C) – ADC r	normal m	node					
							1	l – ADC F	ower Do	own mod	le				
				6	EXT	CLK	S	Select if A	ADC uses	externa	l clock.				
							C) – interr	nal clock(CKDIV e	nabled)				
							1	l – exteri	nal clock	(SCU clo	ck-MCCR	4)			
				5	CLK	INVT	0	Divided c	lock inve	ersion(op	tional bit	t)			
							C) – duty r	ratio of d	livided cl	ock is lar	ger thar	า 50%		
							1	L – duty r	ratio of d	livided cl	ock is les	s than 5	50%		



AD.TRG ADC Trigger Selection Register

ADC Trigger registers are 32-bit registers.

For the ADC Trigger channel register, in Single/Burst mode, all the bit fields are used.

In Burst Conversion mode, only the BSTTRG bit field (bit3~bit0) is used.

AD.TRG=0x4000_B00C

31	. 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
	SEQT	RG7			SEQ	TRG6	1		SEQ	rrg5			SEQ	TRG4			SEQ	TRG3			SEQT	RG2			SEQ	rrg1		S	EQTR BSTTI	IGO RG
	0x0				0x0				0x0				0x0				0x0				0x0				0x0			0	x0	
RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW		RW	R	w

31	SEQTRG7	8 th Sequence Trigger Source
28		
27	SEQTRG6	7 th Sequence Trigger Source
24		
23	SEQTRG5	6 th Sequence Trigger Source
20		
19	SEQTRG4	5 th Sequence Trigger Source
16		
15	SEQTRG3	4 th Sequence Trigger Source
12		
11	SEQTRG2	3 rd Sequence Trigger Source
8		
7	SEQTRG1	2 nd Sequence Trigger Source
4		
3	SEQTRG0	1 st Sequence Trigger Source
0	BSTTRG	Burst conversion Trigger Source

Value	Timer (TRGSEL '2'h1)	MPWM (TRGSEL '2'h2)
0	Timer 0	MP.ATR1
1	Timer 1	MP.ATR2
2	Timer 2	MP.ATR3
3	Timer 3	MP.ATR4
4		MP.ATR5
5		MP.ATR6
6	-	BOTTOM
7	-	PERIOD



AD.SCSR=0x4000_B018

AD.SCSR ADC Sequence Channel Selection Register

The ADC Burst Mode Channel Select register is a 32-bit register. For ADC single mode, it uses SEQ0CH to select the channel.

31 3	0 29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
s	EQ7CH			SEQ	6CH		:	SEQ5	бСН			SEQ	4CH			SEQ	зсн			SEQ	2СН			SEQ	1CH			SEQ	ОСН	
	0x0			0×	(0			0x	0			0>	k0			0;	(0			0x	0			0>	‹ 0			0>	(0	
	RW			R۱	N			RV	v			R	w			R	w			RV	N			R۱	w			R	N	
							31 28 27 24 23 20 19	L 3 7 1 3 0		SEQ7 SEQ6 SEQ5 SEQ4	7CH 5CH 5CH			8 7 6 5	th co th co th co	onvei onvei onvei	rsion rsion rsion	seq seq seq	uen uen uen	ce ch ce ch ce ch ce ch	nann nann nann	el se el se el se el se	elect elect elect	ion ion ion						
							19	5 5 2		SEQ	BCH			4	th co	nve	rsion	seq	uen	ce ch	nann	el se	elect	ion						
							8	L		SLQ2	2011			5	CO	nive	5101	зеч	uem		am	ei se	lect	.1011						
							7			SEQ1	LCH			2	nd cc	onve	rsior	n seq	luen	ce cl	hanr	nel se	elect	tion						
							3 0			SEQ	CH			1 T	st co his c	nver chan	sion nel s	seq hou	ueno ld be	ce ch e use	iann ed fo	el se r Sin	lect gle	ion mod	le					

AD.CR ADC Control Register

The ADC Control register is an 8-bit register.

AD.CR=0x4000_B020





AD.SR=0x4000_B024

AD.SR ADC Status Register

The ADC Status register is an 8-bit register.

7	6	5	;	4	3	2	1	0
EOC	ABUSY	-		-	TRGIRQ	EOSIRQ	-	EOCIRQ
0	0	-		-	0	0	-	0
RO	RO	-		-	RC	RC	-	RC
		7	EOC		ADC End-o	of-Conversion flag	g	
					(Start-of-C	Conversion made	by ADC_CLK c	lears this bit,
					not ASTAR	RT)		
		6	ABUSY		ADC conve	ersion busy flag		
		-	-		Reserved.			
		-	-		Reserved.			
		3	TRGIRC	2	ADC Trigg	er interrupt flag (Write "1" to clea	r flag)
					(0: no int ,	/ 1: int occurred)		
		2	EOSIRC	2	This flag v	vill be set at the	end of a burst co	onversion or a
					sequence	convrersion set (Write "1" to clea	r flag).
					*Sequenc	e conversion se	t is the operation	tion that AD
					converts t	o AD.MR.SEQCN	Г.	
					0 Non	e.		<u> </u>
					1 End- sing	-of-Sequence Int le sequential mo	errupt occurred de	l in burst or
		0	EOCIRC	2	This flag	will be set upon	each conversion	in a single is
					occurred	Write "1" to clea	r flag)	
					0 Non	e.		
					1 End-	-of-Conversion In	terrupt occurred	

AD.IER Interrupt Enable Register

AD.IER=0x4000	B028
	i

I	7	6	5	4	3	2	1	0
					TRGIRQE	EOSIRQE		EOCIRQE
	0	0	0	0	0	0		0
					RW	RW		RW

3	TRGIRQE	ADC trigger conversion interrupt enable	
2	EOSIRQE	ADC sequence conversion interrupt enable	
1	-	Reserved.	
1 0	EOCIRQE	ADC single conversion interrupt enable	



AD.DRmADC Sequence Data Register 0~7

The ADC Data registers are 16-bit registers. The ADC Data registers contain the latest conversion results for each of the 8 sequence conversions.

AD.DR0=0x4000_B030, AD.DR1=0x4000_B034, AD.DR2=0x4000_B038, AD.DR3=0x4000_B03C AD.DR4=0x4000_B040, AD.DR5=0x4000_B044, AD.DR6=0x4000_B048, AD.DR7=0x4000_B04C

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ADC	DATA									
					0x0	00						<u>.</u>		- <u></u>	<u>.</u>
					R										
				15 4	ADCD	ATA	۵	DC char	nel 0~7	data (12	-bit)				



Functional Description

AD Conversion Timing Diagram

When AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is 0x0, ADC conversion is started by writing AD.CR.ASTART as '1'. After AD.CR.ASTART is set, Start of Conversion (SOC) is activated in 3 ADC clocks and AD.SR.EOCIRQ is set in 2 ADC clocks and 2 PCLKs after End of Conversion.



Figure 17-2 ADC Single Mode Timing (When ADCn.MR.AMOD = '0')



ADC Burst Conversion Mode Timing Diagram

The Burst Conversion mode (Burst mode) occurs when AD.MR.ADMOD is 0x1. When there are two sources to make SOC in Burst mode, one is the TRG event (TIMER and MPWM) and the other is AD.CR.ASTART. When AD.MR.TRGSEL is set as timer event trigger or MPWM event trigger, SOC is made by the trigger of AD.TRG.BSTTRG (AD.TRG[3:0]). For example, ADC conversion is started by the trigger of TIMER3 if AD.TRG.BSTTRG is set as TIMER3. Once the BSTTRG triggers events, ADC converts ADC channels per the values set in AD.MR.SEQCNT. See Figure 17-3.



Figure 17-3 ADC Burst Mode Timing (When AD.MR.AMOD = '1')



Figure 17-4 ADC Trigger Timing in Burst Mode (SEQCNT = 3'b111, 8 Sequence Coversion)



ADC Sequential Conversion Mode Timing Diagram

Single Sequential Conversion mode (Single Sequential mode) occurs when AD.MR.ADMOD is 0x0 and AD.MR.SEQCNT is not 0x0. To set Sequential Conversion mode, AD.MR.AMOD is 2'b00 and AD.MR.SEQCNT is not 2'b00.

The operation of Sequential mode is almost the same as the Burst mode. The difference is the source of SOC. Each SOC is made by the trigger of SEQTRGx as each SEQCNT. See Figure 17-5.



Figure 17-5 ADC Sequential Mode Timing (When AD.MR.AMOD = '0 and AD.MR.SEQCNT ≠ '0')







18. Electrical Characteristics

DC Characteristics

Absolute Maximum Ratings

Absolute maximum ratings are limiting values of operating and environmental conditions which should not be exceeded under the worst possible conditions.

Parameter	Symbol	Min	Max	Unit
Power Supply (VDD)	VDD	-0.5	+6	V
Analog Power Supply (AVDD)	AVDD	-0.5	+6	V
VDC Output Voltage	VDD18			V
Input High Voltage		-	VDD+0.5	V
Input Low Voltage		VSS – 0.5	-	V
Output Low Current per pin	I _{OL}		5	mA
Output Low Current Total	∑ I _{OL}		40	mA
Output High Current per pin	I _{ОН}		5	mA
Output Low Current Total	∑ I _{OH}		40	mA
Power consumption				mW
Input Main Clock Range		4	16	MHz
Operating Frequency		-	40	MHz
Storage Temperature	Tst	-55	+125	C
Operating Temperature	Тор	-40	+105	°C

Table 18-1 Absolute Maximum Rating



DC Characteristics

Parameter	Symbol	Condition	Min	Тур.	Мах	Unit
Supply Voltage	VDD		2.2	-	5.5	V
Supply Voltage	AVDD		2.2	-	5.5	V
		MOSC	4	-	16	MHz
Operating Frequency	FREQ	SOSC	-	32.768	-	kHz
Operating Frequency		HSI	38.8	40	41.2	MHz
		LSI	32	40	48	kHz
Operating Temperature	Тор	Тор	-40	-	+105	Ĉ

 Table 18-2 Recommended Operating Condition

Table 18-3 DC Electrical Characteristics (VDD = +5V, Ta = 25°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Input Low Voltage	VIL	Schmitt input	-	-	0.2VDD	V
Input High Voltage	VIH	Schmitt input	0.8VDD	-	-	V
Output Low Voltage	V _{OL}	I _{OL} = 3mA	-	-	VSS+1.0	V
Output High Voltage	V _{OH}	I _{OH} = -3mA	VDD 1.0	-	-	V
Input High Leakage	IIH				4	uA
Input Low Leakage	I _{IL}		-4			
Pull-up Resister	R _{PU}	VDD=5V	30	-	90	kΩ



Current Consumption

Table 18-4 describes the current consumption in Normal, Sleep, and Power Down modes under various conditions.

Parameter	Symbol	Condition	Min	Тур.	Мах	Unit
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK= LSIOSC		2.6	_	mA
		LSIOSC=RUN HSIOSC=OFF MXOSC=OFF SXOSC=OFF HCLK=LSIOSC	_	0.7	_	mA
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=HSIOSC	_	10.3	_	mA
		LSIOSC=OFF HSIOSC=RUN MXOSC=OFF SXOSC=OFF HCLK=HSIOSC	-	9.4	-	mA
Normal Operation	IDD _{NORMAL}	LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=MXOSC	_	4.2	_	mA
		LSIOSC=OFF HSIOSC=OFF MXOSC=RUN SXOSC=OFF HCLK=MXOSC	_	3.2	_	mA
		LSIOSC=RUN HSIOSC=RUN MXOSC=RUN SXOSC=RUN HCLK=SXOSC	_	2.6	_	mA
		LSIOSC=OFF HSIOSC=OFF MXOSC=OFF SXOSC=RUN HCLK=SXOSC	_	0.7	_	mA

Table 18-4 Current Consumption in Each Mode (Temperature: +25°C Only)



		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=LSIOSC	_	2.5	_	mA
		LSIOSC=RUN HSIOSC=OFF SXOSC=OFF MXOSC=OFF HCLK=LSIOSC	_	0.6	_	mA
		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=HSIOSC		7.6		mA
Olaan Mada		LSIOSC=OFF HSIOSC=RUN SXOSC=OFF MXOSC=OFF HCLK=HSIOSC	_	6.8	Η	mA
Sleep Mode	IDDSLEEP	LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=MXOSC	_	3.5	_	mA
		LSIOSC=OFF HSIOSC=OFF SXOSC=OFF MXOSC=RUN HCLK=MXOSC	_	2.5	_	mA
		LSIOSC=RUN HSIOSC=RUN SXOSC=RUN MXOSC=RUN HCLK=SXOSC	_	2.5	_	mA
		LSIOSC=OFF HSIOSC=OFF SXOSC=RUN MXOSC=OFF HCLK=SXOSC	_	0.6	_	mA
PowerDown Mode	IDD _{STOP}	LSIOSC=STOP HSIOSC=STOP SXOSC=STOP MXOSC=STOP HCLK=STOP	_	5	10	uA

Note:

UART en, 1 port toggle @5V LSIOSC (40KHz), HSIOSC (40MHz), MXOSC (8MHz), SXOSC (32.768KHz)



POR Electrical Characteristics

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Operating Voltage	VDD18		1.6	1.8	2.0	V
Operating Current	IDD _{PoR}	Typ. <6uA If always on	-	60	-	nA
POR Set Level	VR _{PoR}	VDD rising (slow)	1.3	1.4	1.55	V
POR Reset Level	VF _{PoR}	VDD falling (slow)	1.1	1.2	1.4	V

Table 18-5 POR Electrical Characteristics (Temperature: -40 ~ +105°C)

LVD Electrical Characteristics

Table 18-6 LVD Electrical Characteristics	(Temperature: -40 ~ +105°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Operating Voltage	VDD		1.7		5	V
Operating Current	IDDLVD	Typ. <6uA when always on	-	1	-	mA
LVD Set Level 0	VLVD0	VDD falling (slow)	1.58	1.73	2.2	V
LVD Set Level 1	VLVD1	VDD falling (slow)	2.4	2.65	3.1	V
LVD Set Level 2	VLVD2	VDD falling (slow)	3.55	3.7	4.15	V
LVD Set Level 3(1)	VLVD3	VDD falling (slow)	4.2	4.35	4.8	V

Caution: ⁽¹⁾ This LVD Voltage level is not recommended, because it sometimes can change LVD detection level at high temperature.

VDC Electrical Characteristics

Table 18-7 VDC Electrical Characteristics ((Temperature: -40 ~ +105°C)
---------------------------------------------	-----------------------------

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Operating Voltage	VDD _{VDC}		2.2	-	5.5	V
Current Consumption	IDD _{NORM}	@RUN	-	100	150	uA
	IDD _{STOP}	@STOP	-	1	2	uA



External OSC Characteristics

Parameter	Symbol	Condition	Min	Тур	Max	Unit
Operating Voltage	VDD		2.2	-	5.5	V
IDD		@4MHz/5V	-	240		uA
Frequency	OSCF _{req}		4	-	16	MHz
Output Voltage	OSC _{VOUT}		1.2	2.4	-	V
Load Capacitance	LOAD _{CAP}		5	22	35	pF

 Table 18-8 External OSC Characteristics (Temperature: -40 ~ +105°C)

ADC Electrical Characteristics

Table 18-9. ADC Electrical Characteristics (Temperature: -40 ~ +105°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Operating Voltage	AVDD		2.4	5	5.5	V
Resolution				12		Bit
Operating Current	IDDA				2.8	mA
Analog Input Range			0		AVDD	V
Conversion Rate				-	1.0	MSPS
Operating Frequency	ACLK				16	MHz
	INL			±3.5		LSB
DC Accuracy	DNL			±2.5		LSB
Offset Error				±1.5		LSB
Full Scale Error				±1.5		LSB
SNDR	SNDR			68		dB
THD				-70		dB



19. Package

LQFP-32 Package Dimension





Figure 19-1 Package Dimension (LQFP-32)

LQFP-48 Package Dimension



Figure	19-2 Pa	ackage	Dimension	(LQFP-48)
--------	---------	--------	-----------	-----------





20. Ordering Information

Table 20-1 identifies the basic features and package styles available for the Z32F0642 MCU.

Part Number	Flash	SRAM	UART	SPI	I2C	MPWM	ADC	I/O Ports	Package
Z32F06423AKE	64KB	4KB	2	1	1	1	1-unit 10 ch	30	LQFP-32
Z32F06423AEE	64KB	4KB	2	1	1	1	1-unit 12 ch	44	LQFP-48

Table 20-1 Ordering Information

Zilog part numbers consist of a number of components, which are described below using part number Z32F06423AKE as an example.







Customer Support

To share comments, get your technical questions answered, or report issues you may be experiencing with our products, please visit Zilog's Technical Support page at <u>http://support.zilog.com</u>.

To learn more about this product, find additional documentation, or to discover other facets about Zilog product offerings, please visit the Zilog Knowledge Base at <u>http://zilog.com/kb</u> or consider participating in the Zilog Forum at <u>http://zilog.com/forum</u>.

This publication is subject to replacement by a later edition. To determine whether a later edition exists, please visit the Zilog website at <u>http://www.zilog.com</u>.